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Abstract : Step-stress experiments are performed to investigate reliability assessment of
ultra-short gate AlGaN/GaN high electron mobility transistor (HEMT) on Si substrate. A methodo-
logy based on a sequence of step stress tests has been dened for in-situ diagnosis of a permanent
degradation and of a degradation which is identied by a drain current transient occurring during
each step of the aging sequence. The same stress conditions were applied on HEMTs with dierent
geometries. It is found no evolution of the drain current during non-stressful steps. The value of the
critical degradation voltage beyond which the stress drain current starts to decrease signicantly
is also found dependent on the stress bias conditions, the gate-drain distance and the gate length.
Moreover, the safe operating area of this technology has been determined.
Keywords : AlGaN/GaN HEMT, ultra-short gate, step stress, robustness, degradation, safe ope-
rating area (SOA)
Résumé : Des tests de vieillissement accéléré ont été eectués pour évaluer la robustesse
des transistors HEMTs en AlGaN/GaN à grille ultra-courte sur Si. Une méthodologie basée sur une
séquence d’essais de vieillissement a été dénie pour établir le diagnostic in-situ d’une dégradation
statique et permanente et d’une dégradation qui se traduit par un transitoire de courant de drain
au cours du chaque palier de la séquence de vieillissement. La valeur de la tension critique de
dégradation à partir de laquelle le courant de drain commence à diminuer de façon signicative
dépend des conditions de polarisation du vieillissement, de la distance grille-drain et de la longueur
de grille. De plus, l’aire de sécurité de fonctionnement de cette technologie a été déterminée.
Mots clés : HEMT AlGaN / GaN, grille ultra-courte, vieillissement accéléré, robustesse, dégradation,
aire de sécurité de fonctionnement (SOA)
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Introduction
The last century has seen a tremendous evolution in the elds of science and technology linked to
all aspects of our lives such as telecommunications, automotive, entertainment, medical matters,
comfort and safety, through the revolution of micro- and nano-electronic devices. In particular, a
quasi-exponential semiconductor progression and an associated miniaturization were observed.
One of the key technologies making this evolution possible was the Gallium Nitride (GaN) based
High Electron Mobility Transistor (HEMT), which was rst demonstrated in 1993 by Khan, exhibiting
impressive attributes and outstanding potentials and performances, compared with counterparts
based on other materials, in term of high power, high frequency and high voltage operation in
microwave and millimeter wave range.
This is due to the extraordinary material properties of GaN material such as large band
gap (3.4 eV at room temperature), high breakdown eld (3.3 MV/cm), high saturation electron
velocity (2.7 × 107cm/s), high electron mobility (900 cm2/V.s), high melting point, relatively low
dielectric constant and the interesting features of the AlGaN/GaN heterostructure such as high
density of the two dimensional electron gas (2-DEG). However, HEMT reliability is still under
investigation, partly due to the continuous evolution of the process and technologies, and partly
due to the lack of technological solutions of failure. Hence, before large-scale commercialization of
GaN HEMTs, reliability has to be fully demonstrated and more investigation is needed to improve
device technology, epitaxy, design and other performance limiting factors.
Dierent types of semiconductor substrates have been considered for their thermal properties,
large area availability and cost eectiveness. In this frame, the successful growth of GaN on Silicon
(Si) attracts the industry because of the availability of large high resistive silicon wafers at low
cost.
Over the last several years, was observed a continuous trend to increase power density
and minimize the footprints of the device. In particular, improved frequency performance of GaN
HEMTs is achieved through downscaling of the gate length to sub-100 nm in conjunction with
state-of-the-art technologies.
In this context, this thesis will focus on reliability assessment of GaN HEMTs on Si (111) substrate
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with ultra-short gate dedicated to power applications at frequency above 40 GHz. This work was
carried out between the Integration of Materials to Systems (IMS) laboratory, University of Bordeaux
and the Institute of Electronics, Microelectronics and Nanotechnology (IEMN), University of Lille.
This manuscript is shared into three chapters as follows:
Chapter 1 provides a background description about GaN HEMTs. The crystal structure and
the basic physical properties of GaN are reviewed. Then, the basic concepts and the operation
principles of GaN based HEMTs are presented followed by a review of the applications well suited
for GaN based devices. The reliability issues of GaN based devices including indicators, methods
and tools of reliability assessment are discussed. Then, degradation mechanisms and trapping
eects are reviewed. Finally, a state of the art of the reliability of HEMT with ultra-short gate is
presented.
Chapter 2 summarizes the rst contribution of this work. Devices grown by metal organic
chemical vapor deposition (MOCVD) and devices grown using Molecular Beam Epitaxy (MBE) tech-
nique are introduced as well as their technological process steps. Then, an electrical character-
ization campaign is performed including DC characterization, RF characterization and parameters
extraction. A particular attention is given to the impact of device geometry on static and microwave
performances for both technologies and to the on-wafer dispersion of their electrical parameters.
Chapter 3 summarizes the second contribution of this work. In order to perform a robustness
assessment of short gate MOCVD GaN HEMTs on Si (111) substrate, a methodology is dened for
in-situ diagnosis of permanent degradation. This study aims at dening the safe operating DC
conditions. Then, the results of DC step stress aging tests carried out on HEMTs are detailed
and discussed, including the identication of degradation signatures and the determination of the
maximum values of DC bias voltages that devices can withstand. A critical degradation drain-
source voltage is dened and its variation with the device geometry is studied. The last part of
this chapter is devoted to the analysis of TLMs aer aging tests, in order to give an insight about
the physical impact of the electrical stress.
Finally, conclusions for all the topics presented in this thesis are drawn, and a discussion of
several possible ways for future work is presented.
Chapter 1
Gallium-Nitride HEMTs
1.1 Introduction
This chapter describes a background information about AlGaN / GaN high electron mobility tran-
sistors (HEMTs).
Section 1.2 outlines the crystal structure and the basic physical properties of Gallium Nitride
(GaN) as a semiconductor material, its use in the design of high electron mobility transistors and
deals with its polarization properties that play an important role in the formation of the two
dimensional electron gas (2DEG) at the AlGaN/GaN interface. Section 1.3 introduces the basic
concepts and the operation principles of HEMTs based on AlGaN/GaN heterostructure. This will be
followed by a review of the applications well suited for GaN based devices in section 1.4. Section
1.5 discusses the reliability issues of GaN based devices including indicators, methods and tools of
reliability assessment. Then, degradation mechanisms and trapping eects are detailed in section
1.6. A particular attention will be given to the GaN HEMT with ultra-short gate.
1.2 GaN: material system
Gallium Nitride wide bandgap semiconductors have attracted a great level of attention for many
years, thanks to their several material properties making them ideally suited for high power, high
frequency applications. These properties include:
- Energy gap of 3.4 eV [1] over three times that of Si. This large energy gap gives it the ability
to withstand high electric elds (GaN has a breakdown electric eld of 3.3 MV/cm), high operating
temperatures, and enables high power density applications extensively covering both commercial
and military markets [2–4].
- High electron mobility (900 cm2/V.s in GaN) coupled with the ability to withstand high
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voltages permits reaching for higher saturation velocities (2.7 × 107 cm/s) and higher operating
frequency [1].
- High mechanical/thermal stability combined with good thermal conductivity for dissipating
heat essentially for devices on SiC substrate, so devices can operate at higher temperature and
power.
Table 1.1 compares the basic material properties of GaN with other well-known semiconduct-
ors.
Table 1.1: Physical properties of dierent semiconductors (GaN and other competitors) considered
for high-voltage applications [1]
Material properties Si 6H-SiC GaAs GaN
Bandgap energy (eV ) 1.1 3.0 1.43 3.4
Electron mobility (cm2V −1s−1) 1400 400 8500 900
Saturated (peak) dri velocity (107cm/s) 1.0 2.0 2.1 2.7
Breakdown electric eld (MV/cm) 0.3 2.4 0.4 3.3
Thermal conductivity (Wcm−1K−1) 1.5 4.5 0.5 1.3
Relative dielectric constant 11.8 9.7 (static)
6.7 (HF)
12.9 (static)
10.9 (HF)
9.5 (static)
5.3 (HF)
Figure 1.1 shows a comparison between GaN, Si and GaAs advantages for RF and power supply
circuits. It can be shown that GaN is the key material for the next generation of high-frequency,
high-power, high-voltage, high-temperature and low-loss operating specications transistors [1]
and thus an adequate and outstanding candidate for high performance HEMT.
There are two important gures of merit leading to rate the performance of devices made of
dierent materials:
- Johnson’s gure of merit (JFOM), which describes a device ability to operate at both a high
power and high frequency. It is determined by the product of electric eld breakdown (EC ) and
electron saturation velocity (VS ) as shown in the following formula [6].
JFOM =
ECVS
2π
(1.1)
- Baliga’s gure of merit (BFOM), which describes the resistive losses of a device [7] It is given
by:
BFOM = εµE3C (1.2)
Here, ε is the dielectric constant of the material, µ is the carrier mobility and EC is the critical
breakdown eld of the semiconductor.
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Figure 1.1: GaN material compared to Si and GaAs [5]
Table 1.2 shows a comparison of GaN with conventional semiconductor materials. The gures
of merit are are normalized in reference to those calculated for silicon (Si) material. The highest
values possible are desirable.
Table 1.2: Comparison of Johnson and Baliga gures of merit for Si, GaAs and GaN materials [8]
Material JFOMJFOM(Si)
BFOM
BFOM(Si)
Si 1 1
GaAs 1.8 14.8
GaN 215.1 186.7
1.2.1 Crystal structure
The group of III-nitride (AlN, GaN and InN), can crystallize depending on the growth conditions and
crystallographic orientation of the substrate in three crystal structures: wurtzite (WZ) according to
a hexagonal Bravais lattice [9], zinc-blende (ZB) with a cubic shaped lattice and rock-salt (RS) crystal
structures [10]. The main focus of our work is based on GaN, which usually tends to synthesized
in the hexagonal wurtzite crystal structure.
The ZB structure has several advantages for device applications, such as smaller band-gap
and higher carrier mobility [11]. It can be used for applications that need high cut-o frequency and
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this is due to the higher electron dri mobility (1300 cm2V −1s−1 at 300 K) and lower eective
mass compared to WZ structure [12]. Although, it is the thermodynamically metastable polytype
of GaN.
Regarding the wurtzite structure, it is the most stable structure at ambient temperature and
pressure [13, 14] with the lowest energy in the stress-free state [15, 16]. In addition to piezoelectric
eects that have a large impact on the charge density and electric eld distribution within the
material [17, 18], wurtzite structure also possess a very large spontaneous polarization eld due
to the ionicity of the covalent bonds and the low inversion symmetry of wurtzites (the highly
electronegative nitrogen atoms and the less electronegative gallium atoms) which can be exploited
in creating high-density 2DEG (two dimensional electron gas) at III-N heterointerfaces [19]. The
polarization eects and the 2DEG formation will be discussed in details in the following sections.
Since polarization is a bulk property [20], the polarity of the crystal does not depend on
the surface layer but only on the position of the bonds along the [0001] axis. Depending on
the growth method the polarity of GaN crystal may be either a Ga-face polarity (correspond to
(0001) crystalline face) when the N-Ga bond points from the substrate to the surface or an N-face
polarity (correspond to (0001) crystalline faces) when the N-Ga bond points from the surface to
the substrate [21] as shown in Figure 1.2. This determines the polarity of the spontaneous electric
eld and aect both device technology and performance [22].
N-face crystals are chemically active which enables wet-chemical etching of the material.
They suer from a very rough surface morphology and high background doping concentration.
Ga-face crystals have much smoother surface morphology, lower background doping concen-
tration, higher electron transport properties and are preferred for device operation [23].
Figure 1.2: Hexagonal wurtzite crystal GaN: Ga-face polarity (le) and N-face polarity (right)
Suciently high hydrostatic pressure may cause the WZ structure to collapse into a denser
rock salt (RS) phase [24–26].A phase transition from WZ to a body-centered-tetragonal structure
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phase (TS) has been shown to occur in [0001] oriented GaN nanowires during tensile loading [27,28].
It was reported that the competition between phonon and elastic instabilities plays an important
role in the reconstructive phase transition from WZ to RS structure [29]. The RS structure is
typical of ionic bonds [30] and presents less interest for device applications.
1.2.2 Polarization eect
The crystal structure of III-nitrides results in spontaneous polarization (PSP ) which appears in
both layers [31, 32]. This is due to the strong electro negativity dierence from the nitrogen and
the gallium.
The second polarization eld so-called strain-induced or piezoelectric polarization (PPE)
appears on GaN, AlN or AlGaN when the material is strained.
The total polarization is therefore the sum of two contributions; the spontaneous polarization
existing at equilibrium and the piezoelectric polarization existing under external constraint, as
illustrated in 1.3.
(a) (b)
Figure 1.3: (a) Spontaneous polarization: GaN wurtzite structure at equilibrium, (b) piezoelectric
polarization: GaN wurtzite structure under external constraint
The piezoelectric polarization PPE can be expressed as follows [21]:
PPE = 2
(
a− a0
a0
)(
e13 − e33
C13
C33
)
(1.3)
Where a−a0a0 term represents the in-plane strain,
a is the resulted lattice constant induced by the applied strain,
a0 is the intrinsic lattice constant of the material,
e13, e33 are the piezoelectric coecients, and
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C13 and C33 are elastic constants.
The direction of the piezoelectric polarization depends on the sign of (a − a0). PPE is always
negative for layers under tensile stress (a > a0) and positive for layers under compressive stress
(a < a0). Spontaneous and piezoelectric polarizations are parallel to each other for layers under
tensile stress, and are anti-parallel for layers under compressive stress.
Spontaneous and piezoelectric polarization eects are used to increase carrier concentration
of GaN-based HEMTs.
1.3 GaN High Electron Mobility Transistors
The high electron mobility transistor (HEMT) is a eld eect transistor incorporating a junction
between two materials having dierent band-gap energies. Its invention is attributed to Takashi
Mimura at Fujitsu laboratories in Japan in 1980 [33] using an AlGaAs/GaAs device. Alongside Fujitsu
a number of other research facilities joined on the further development of the new structures: Bell
Labs, Thomson CSF in France, Honeywell and IBM [34].
The GaN material demonstrated more advantages over GaAs material. The rst reported GaN
HEMT dates back to 1993 by Kahn [35] but these devices did not reach the commercial market
until 2006 [36]. Developments have been going on, mainly driven by a growing demand for high
power communication systems at microwave frequencies.
Based on wide bandgap material, GaN-based high-electron-mobility transistors (HEMTs) are
getting in the focus of research activities in the recent years and are one of the most promising
devices for high frequency and high power applications.
1.3.1 Epitaxial structure
Figure 1.4 shows a cross section of AlGaN/GaN HEMT. Similar to a traditional FET, it comprised
the drain and the source contacts to achieve ohmic contacts and a gate to generate the Schottky
barrier.
In the following section, we review the structure of AlGaN/GaN HEMT based on multiple
epilayers grown onto each other:
- Substrate: it is used as the base for the growing process. HEMTs are usually grown on
Silicon [37, 38], sapphire [39, 40] or Silicon Carbide [41]. As for GaN substrate, it is very pricey
and very dicult to synthesize (GaN is naturally n-type then it is indeed necessary to perform a
p-type doping, dicult to perform on GaN, in order to make the substrate resistive). The choice of
the substrate depends on the available size, cost, thermal conductivity, lattice mismatch constant,
heat expansion and application of the GaN based device. Figure 1.5 shows a comparison between
these substrates [42]. The successful growth of GaN on Silicon attracts the industry because of the
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Figure 1.4: Cross section of AlGaN/GaN HEMT
availability of large high resistive silicon wafers at low cost. Currently the best results, which are
obtained on SiC substrates, are likely reproduced by using Silicon substrates.
Figure 1.5: Comparison between dierent substrates on which GaN can be grown [42]
- GaN buer layer: : it is unintentionally doped and composed of the wide band-gap material.
The material quality of this layer is very crucial especially because of traps and deep levels that
degrade the device RF performance. It can be improved by the incorporation of acceptor type
dopant such as iron or carbon to compensate for the residual N-type doping of gallium nitride [43].
The piezoelectric polarization is not present in the GaN buer layer due to its relaxed state and
thickness (0.5 to 4 µm).
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- AlGaN barrier: it is an unintentionally doped layer formed by the AlxGa1−xN wide bandgap
material, where x is the aluminum mole fraction. This layer forms the Schottky contact with the
gate metal contact and supplies the electrons for current conduction in the channel. The thickness
(3 to 30 nm) and alloy composition of this layer are crucial to determine the mechanical stress and
hence the piezoelectric polarization in the structure.
AlGaN/GaN HEMT may be subject to parasitic phenomena that will prevent it from function-
ing under optimal conditions. Thus, the following layers are generally added to the previously
described structure.
- Nucleation layer: it is an intermediate layer between the GaN layer and the substrate. It
permits to reduce the tensile strain of GaN due to the lattice mismatch that favors the cracks
formation.
- AlN interlayer: so-called AlN spacer layer is used to enhance and improve the 2DEG density,
the mobility and the drain current [44].
- GaN cap layer: permits to protect the active layer, and to reduce the contact and channel
resistance in order to limit the leakage current.
The dierent epilayers growth is principally achieved via one of two dierent methods, Metal-
organic Chemical Vapor Deposition (MOCVD) or Molecular Beam Epitaxy (MBE). In this section, the
growth techniques are discussed in order to understand the dierences in the fabricated samples
that were used in the experiments within the framework of this thesis (AlGaN/GaN MOCVD and
MBE technologies), and also to compare them in terms of reliability.
MOCVD growth of Gallium Nitride based materials involves a dynamic ow in which gaseous
reactants pass over a heated substrate and react chemically to form a semiconductor layer. It is
fast, at a rate of a few micrometers per hour, with multi-wafer capability easy to integrate, and
performed at much higher temperatures (>1000 °C) than MBE growth (700 °C) and has a higher
growth rate than MBE [45]. The growth rate of III-N MBE is 0.5 ∼ 1µ/h [46].
Figure 1.6 shows Schematic view of the MOCVD system.
Figure 1.6: Schematic view of the MOCVD system [47]
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MBE is another attractive growth method which occurs via reactions between thermal-energy
molecular, atomic, or ionized beams of the constituent elements on a heated substrate in an ultrahigh
vacuum. MBE allows precise denition of interfaces, the increased polarity of the interfaces, low
point defect concentration, very low carbon and hydrogen impurity concentrations and better
transport properties compared to MOCVD growth. Figure 1.7 shows a schematic view of the MBE
system.
Figure 1.7: Schematic view of the MBE system [48]
Table 1.3 shows a comparison between MOCVD and MBE growth
1.3.2 AlGaN / GaN heterostructure
AlGaN / GaN heterostructure is a junction between AlGaN and GaN layers having dierent energy
band gap. In Ga-face heterostruture with AlGaN layer under tensile strain, the piezoelectric polar-
ization of AlGaN layer is of the same polarity as the spontaneous polarization as shown in Figure
1.8.
The AlGaN/GaN interface polarization P(AlGaN/GaN) is given by the following equation:
PAlGaN/GaN = PSP (AlGaN) + PPE(AlGaN) + PSP (GaN) (1.4)
The AlGaN/GaN heterostructure at thermodynamic equilibrium must have constant Fermi
level. The dierence of the two materials electron anities and the continuity of the vacuum level
induce discontinuities of conduction and valence bands at the interface between the two materials.
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Table 1.3: Comparison between MOCVD and MBE growth
Growth techniques Strengths Weaknesses
MOCVD High growth rate for
bulk layers / Most ex-
ible / Large scale pro-
duction / Abrupt inter-
face simple reactor /
High purity / Select-
ive in-situ monitoring /
High grown layer qual-
ity / High throughput
High Process temperat-
ure / Complicated pro-
cess / H pollution / Pos-
sible roughness at inter-
faces
MBE Simple Process / Uni-
form / Free of an ox-
ide layer / Good con-
trol of layer thicke-
ness and composition
/ Abrupt interface In-
situ monitoring / sub-
strate temprerature is
not high
Expensive / Low
growth rate / Epitaxial
growth under ultra-
high vaccum conditions
/ Low throughput
Figure 1.8: Spontaneous and piezoelectric polarizations and charges distribution in the AlGaN/GaN
heterostructure Ga-face
Electrons are conned in the triangular potential in discrete quantum state, which constitutes a
conduction channel. The two-dimensional channel ensuring the conduction of the current, by
means of the eect of an electric eld induced by an excitation voltage. The connement of
electrons in a quantum well confers them a high mobility, because of their separation from xed
charges resulting from piezoelectric and spontaneous polarizations. The heterostructures described
above are provided with two ohmic, drain and source contacts and a Schottky contact, the gate,
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whose role is to modulate the drain-source current owing in the channel. The gate contact of
the AlGaN/GaN HEMT is a Schottky contact formed by a junction between a metal stack and AlGaN
layer. The epitaxial growth is carried out on a substrate which can be a source of impurities that
can aect the active layer. These impurities are due to the lattice mismatch with the upper layer,
responsible for dislocations, which can spread to the channel.
The mechanical strain in the heterostructure depends on the thickness of the AlxGa1−xN
layer and the Al mole fraction.
Figure 1.9 shows the conduction energy band diagram and charges distribution in the Al-
GaN/GaN heterostructure. Where σP1 is the charge due to spontaneous and piezoelectric polariza-
tions induced at the AlGaN layer interfaces, σP2 is the charge due solely to spontaneous polarization
induced at the GaN layer interfaces, and the resulting positive charge σP1-σP2 induces the forma-
tion of a two-dimensional electronic gas (−σn) at the AlGaN / GaN interface to satisfy the electrical
neutrality condition. The charge σn is therefore proportional to bias charge (σP1 -σP2), minus
the depletion charge due to the electric eld in the AlGaN barrier layer coupled with the CAlGaN
capacitance and in the GaN layer coupled to the CGaN capacitance. The proposed model takes into
account surface defects that result in a surface charge, +σS1, and interface defects that result in a
charge at the GaN / substrate interface, -σS2.
Figure 1.9: Conduction energy band diagram and charges distribution in the AlGaN/GaN
heterostructure [49]
The dotted line is the position of the Fermi level in the semiconductor. φB is the height of
the potential barrier at the surface, φ is the height of the potential barrier between the GaN layer
and the substrate. EF is the Fermi level and EV is the valence level. E1 and E2 are the electric
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eld intensity in the AlGaN and the GaN layers respectively, ∆EC is the conduction band oset
between AlxGa1−xN and GaN, ∆ is the penetration of the conduction band edge below the Fermi
level at the AlGaN/GaN interface, +σS1 is a positive surface charge that participates in the −σP1
charge compensation, and −σS2 is a negative charge located on the lower face of the GaN layer
that participates in the compensation of the +σP2 charge.
The electrons transfer from AlGaN into GaN and get conned in the triangular quantum well.
The charge density is called two dimensional electron gas (2-DEG) due to the two-dimensional
distribution of electrons in the channel.
By applying the Gaussian law to the three interfaces of the AlGaN / GaN HEMT structure:
σS1 − σP1 = −ε1E1 (1.5)
σP1 − σP2 − σn = ε1E1 + ε2E2 (1.6)
σP2 − σS2 = −ε2E2 (1.7)
Where ε1 and ε2 are the dielectric permittivities of the AlGaN and the GaN layers respectively.
To satisfy the neutrality condition, we deduce from equations 1.5, 1.6 and 1.7
σn = σS1 − σS2 (1.8)
Considering that the majority of electrons occupy the rst energy subband, the 2-DEG carrier
density is governed by the following equation:
n2D =
∫ ∞
0
D(E)f(E)dE =
(
m∗
φ2
q
)
∆
q
(1.9)
Where h is the Planck constant,
m∗ is the electronic eective mass,
f(E) is the Fermi-Dirac distribution function,
D(E) is the energy density of states.
Writing σ as a function to n2D:
φB
q
− E1a1 −
∆EC
q
+
∆
q
= 0 (1.10)
E1 =
∆−∆EC + φB
qa1
(1.11)
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The 2DEG thickness is much lower than GaN layer thickness, we deduce then:
φ
q
≈ E2a2 (1.12)
Using equation 1.6 and the expressions of E1 and E2 given in equations 1.11 and 1.12, it follows
that:
σn =
σP1 − σP2 − ε2φa2q − ε1
(
φB−∆EC
a1q
)
1 + ε1πh
2
a1q2m∗
(1.13)
Taking into account the VGS polarization eects on σn:
σn =
σP1 − σP2 − ε2φa2q −
ε1
a1
(
φB
q −
∆EC
q − VGS
)
1 + ε1πh
2
a1q2m∗
=
σP1 − σP2 − C2 φq −
ε1
a1
(
φB
q −
∆EC
q − VGS
)
1 + C1
πh2
q2m∗
(1.14)
Where C1 = CAlGaN and, C2 = CGaN
If the AlGaN layer is completely deserted, the threshold voltage of the HEMT, is dened as the
bias voltage to be applied to the gate to bring the GaN surface to the inversion threshold. From
Equation 1.14, it follows the expression of the threshold voltage VTH of a classical AlGaN / GaN
hetero-structure without taken into account the doping eects of the AlGaN layer:
VTH =
φB
q
− ∆EC
q
− σP1 − σP2
C1
+
C2φ
C1q
(1.15)
1.4 Applications of AlGaN/GaN HEMTs
Thanks to the excellent physical properties of Gallium Nitride, HEMTs have tremendous success in
penetrating the consumer market for a wide range of applications, which include cell phones, radar,
mixers, oscillators, surveillance, reconnaissance, TV broadcasting, communication satellite, base
stations, sitcom, space, digital radios and attenuators in both commercial and military applications
[4]. GaN HEMTs have found use in wireless infrastructures and high power electronics due their
high eciency, high frequency operation and high operating voltages [4]. Figure 1.10 shows the
characteristics and applications areas of AlGaN/GaN HEMT.
AlGaN/GaN high electron mobility transistors (HEMTs) have attracted a lot of attention for Radio
Frequency (RF) and Power Switching Application [51, 52], which will be presented and discussed in
the following sections.
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Figure 1.10: Characteristics and applications areas of AlGaN/GaN HEMT [50]
1.4.1 RF Power Applications
RF performance of GaN devices have been widely reported in literature, with optimum perform-
ances concerning the maximum power capabilities (approximately one order of magnitude better
than GaAs technology), and comparable maximum operating frequency. One of the best power
performances of GaN on Si substrate with ultra-short gate at 40 GHz, have been demonstrated
by Marti el al. [53], with a POUT = 2 W/mm (Table 1.4). According to equation 1.16, high values of
transconductance (GM ), high values of the saturation velocity and low gate capacitances, enable to
reach high intrinsic cut-o frequency values.
fT =
GM
2πCG
=
VS
2πLG
(1.16)
Where GM is the transconductance,
CG is the gate capacitance,
VS the carrier velocity, and
LG is the eective gate length.
Moreover, the device scaling will theoretically allow higher fT and therefore fMAX , due to
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the inverse correlation with the gate length LG, keeping a high aspect ratio between the gate
length and the gate-to-channel distance. Reducing the gate length is crucial for increasing high-
frequency performance; however, it becomes more and more dicult to fabricate ultra-short gate
length devices. One of the smallest transistor gate reported in the literature for a GaN-HEMT is
20 nm [54]. Table 1.4 summarizes the recent research progress in GaN-based HEMTs with ultra-
short gate (20-160 nm) for high power RF applications.
Table 1.4: Recent research progress in GaN-based HEMTs for high power RF applications (2010-2017)
LG IDSS fT fMAX f POUT Substrate References
(nm) (A/mm) (GHZ) (GHz) (GHz) (W/mm)
20 >4 342 518 SiC [55]
20 454 444 SiC [56]
30 1.57 245 13 SiC [57]
30 1.8 300 33 SiC [58]
30 1.5 370 30 SiC [59]
30 1.9 400 33 SiC [60]
50 2.1 221 290 SiC [61]
60 2.1 210 55 SiC [61]
60 1.65 183 191 38 2.7 SiC [62]
70 1.65 162 176 SiC [63]
75 1.05 152 149 40 2 Si [53]
75 0.8 170 210 SiC [64]
80 1.1 114 230 40 1.25 SiC [65]
80 176 70 Si [66]
90 1.25 113 160 35 4.18 SiC [67]
100 1.74 103 162 Si [68]
100 1.65 80 200 SiC [69]
100 1.13 115 150 Si [66]
160 1.19 79 113.8 SiC [70]
160 2 85 103 Si [71]
As shown in Table 1.4, a downscaling of the gate length to sub-100 nm regime in conjunction
with state-of-the-art technologies allows to improve the frequency performances. The highest
fT of 454 GHz with a simultaneous fMAX of 444 GHz is obtained for 20 nm self-aligned gate
HEMTs. With an o-state breakdown voltage of 10 V , the Johnson gure of this device reaches
4.5 THz − V [56].
38 chapter 1
1.4.2 Power Switching Applications
In addition to RF applications, the unique properties of GaN-based HEMTs have also attracted great
interest in high-voltage power-switching applications, where the transistors are switching between
their o and on states.
Power switching devices are used for power conversion applications that involve transforming
a DC voltage to a lower value (buck converter) or to a higher value (boost converter). This may
also be extended to converting a power source from AC to DC and vice versa or any other power
switching circuit. Three important parameters of a power-switching transistor are the breakdown
voltage (VBreakdown), on-state resistance (RON ) and gate capacitance (CG). Kanamura et al. [72] have
reported an o-state breakdown voltage of 320 V in E-mode MISHEMT with a triple cap layer with
recessed-gate structure leading to a threshold voltage of +3 V . Finally, Srivastava et al. [73] have
reported a breakdown voltage of 2.2 kV for HEMT with gate drain distances of 20 µm fabricated
on Si by a new local Si substrate removal technology.
1.4.3 Future applications
Optimized AlGaN/GaN HEMTs are well suited to play a pivotal role in next generation market
demand. The past decade has witnessed tremendous progress in the development of III-nitride
based light emitting diodes (LEDs) for lighting and high electron mobility transistors (HEMTs) for
power applications.
Integration of InGaN/GaN light-emitting diodes (LEDs) and AlGaN/GaN high-electron-mobility
transistors (HEMTs) on a common material platform is attracting increasing interest due to its
advantages in reducing device footprint, enhancing system reliability, and minimizing interconnect-
related parasitic [74]. Monolithic integration of HEMTs and LEDs aims to reduce undesirable parasit-
ics and greatly improve the system stability as well as reliability. However, there are limited reports
on the monolithic integration of the two kinds of devices, probably due to the huge dierence in
material requirements for LEDs and transistors as well as the complexity of device fabrication. A
monolithic integrated HEMT-LED device with comparable performance to stand-alone devices has
been recently fabricated and the breakdown voltage was enhanced, without degradation of the
HEMT DC performance [75]. It shows a potential applications such as solid-state lighting, displays,
and visible light communications. Figure 1.11 shows a cross-sectional schematic of the nished
HEMT-LED on sapphire substrate. The inset shows the equivalent circuit diagram of the device [5].
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Figure 1.11: Cross-sectional schematic of the nished HEMT-LED on sapphire substrate. The inset
shows the equivalent circuit diagram of the device [5]
1.5 GaN Reliability issues
Despite the very good material properties, the device design that have become matured with
intensive studies and large eort spent in recent years and the excellent device performances for
both RF and high power switching applications, there are still some issues that limit the device
practical applications. Indeed, reliability has still to be fully demonstrated.
1.5.1 Reliability indicators
This section is mathematically oriented to an introduction to some of the main reliability notions
and approaches. Reliability is one of the most important parameter before marketing a product.
It is dened as the ability of a component, circuit or system to perform an intended or required
function or mission without failure or degradation. The mission prole is dened in terms of
specied operating and environmental conditions (such as temperature, voltage, current, etc.) and
of given time duration [76].
Mathematically, the reliability function R(t) is the probability that a component, circuit or
system survives beyond any given specied time denoted by:
R(t) = P (T > t) t ≥ 0 (1.17)
Where T is a random variable denoting the time-To-Failure or the Failure Time.
Robustness is the ability that its performances are not aected by the uncertain inputs or
environment conditions.
Meanwhile, the unreliability F (t), or the probability of failure, is dened as the probability
that a component, circuit or system will not perform the required function under the operating
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conditions encountered for a stated period of time t.
F (t) = 1−R(t) = P (T ≤ t) t ≥ 0 (1.18)
Another reliability parameter related to F (t) is the probability density function of failures,
f(t) dened as its derivative:
f(t) =
dF (t)
dt
= P (t < x < t+ dt) (1.19)
It represents the probability of an item failing in the time interval dt at time t, when the item
was operating at t = 0.
The failure rate λ is expressed as the ratio of the total number of failures to the total operating
time: λ = K/T , where K is the number of failures and T is the total operating time.
Two important parameters dened to describe the statistical distribution are the Mean Time
To Failure (MTTF ) and the Median Lifetime (MTF or tm). The Mean Time To Failure is calculated
as the mean value of a distribution:
MTTF =
+∞∫
0
tf(t)dt (1.20)
In the case of λ = Cst, MTTF is the reciprocal of the failure rate 1/λ. It is used to describe
the expected time to failure for non-repairable devices once they fail. The Median Lifetime tm
expresses the "average" value of a statistical lifetime distribution and it is dened as the time to
50% failures
tm = MTTF = {t : Q(t) = 50%} (1.21)
The reliability of semiconductors devices is associated to the failure rate λ(t) over time
described by the known "bathtub" curve. This latter is divided into three regions as shown in
gure 1.12. Zone 1 is the infant mortality period characterized by an initially high failure rate due to
the latent defects in the device, which falls o till time tinfant. Early failures can be eliminated by a
“burn in” period during which time the equipment is operated at stress levels closely approximating
the intended actual operating conditions in order to eliminate the external reasons causing defects.
In zone 2, the device enters into a stable stage "useful life" with a constant failure rate. For high
reliability applications, this constant failure rate λ should be extremely small. Finally, in zone 3
aer time toperation, the failure rate will increase sharply due to "wear-out" and the device comes
to the end of its lifetime.
To understand and characterize reliability, data should be analyzed by a lifetime distribution
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which models the lifetime of GaN based HEMTs during the stress and provides an insight into
characteristics of failure times. There are many dierent lifetime distributions that can be used
to model reliability data. The most widely applicable distributions for life data analysis, used
for electronic and electrical components and systems, are the exponential, Weibull, normal and
lognormal distributions and each one of them has a predened form of F(t).
Figure 1.12: The bathtub curve of failure rate
The reliability assessment must begin with a survey of known conditions under which the
device will operate. This may include a wide variety of factors for a semiconductor device. These
conditions, which can induce dierent failures, or accelerate degradations localized in dierent
areas of the device, hence reducing the lifetime, will be further discussed in the next sections.
1.5.2 Methods and tools for reliability assessment
1.5.2.1 Life test for reliability evaluation
Accelerated Stress Testing can be simply dened as: using higher-than-normal stress, and then
failure can be induced earlier than usual. Hence much attention must be given to the stress
conditions.
Accelerated Stress Testing consists of exposing a group of products to one or more stressing
environments. In this section we will present some of the commonly used environments that can
include electrical Stress, thermal cycling, thermal shock, mechanical stress, humidity, radiation,
vibration and others.
- Electrical Stress: is used to test a product near or at its electrical limits. There are two
basic types of electrical stress tests: Power Cycling and Voltage Margining.
We can distinguish four bias states (Figure 1.13) that are dened by dierent bias conditions.
First a high-power State; biased at high current and high voltage. Second, an ON-state; biased to
saturation with high current and low voltage. Third, an OFF-state; biased at very small current
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and high voltage. Finally, VDS = 0 state with the source and drain shorted at VD = VS = 0.
Figure 1.13: The four bias states for DUT aging have distinct stress conditions
- Thermal stress: Two types of thermal stresses can be carried out. Thermal cycling or
thermal shock. Thermal cycling exposes products to alternating low and high air temperatures to
accelerate failures caused by repeated temperature variations during normal use conditions. The
transition between temperature extremes occurs very rapidly during thermal shock testing while
temperature cycle testing uses slower rates of change between high and low temperatures.
- Mechanical stress: (or mechanical shock) such as vibration which involves stimulating a
product with a pre-determined force over a frequency spectrum.
- Humidity testing is typically performed in a chamber that can precisely control wet and dry
bulb temperatures. Exposing products to humidity stress precipitates corrosion and contamination
defects in products. Humidity can penetrate porous materials, cause leakage between electrical
conductors, and is also an important stress when evaluating coatings and seals.
- Radiation: study of radiation eects on AlGaN/GaN HEMTs by X rays, protons, neutrons,
and/or heavy ion irradiations is crucial for space applications in radiative environments [77].
- Combined environments: depending on product complexity, cost, and other reliability spe-
cications, multiple environmental screens may be used simultaneously. For example, Thermal
Cycling and Vibration are oen combined in an Accelerated Stress Test program.
• High temperature Operating Life test (HTOL)
The devices are biased at predicted normal condition and stored at dierent temperatures
(three to six temperatures generally between 175 °C and 310 °C). This enables to study the combined
eects of thermal and electrical stresses and to assess the wear-out mechanism. HTOL is used for
process qualication before the product release and manufacturing for commercialization. A short
duration HTOL test known as "burn-in" is used for screening devices with high early failure and
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infant mortality rate. HTOL permits extracting t50 (the time when 50 % of the devices is failed)
that is oen used instead of MTTF.
• High temperature Reverse Bias test (HTRB)
The gate Schottky diode is reverse biased close to breakdown voltage at high temperature.
This permits to study the combined eects of high electric elds and temperature. As the devices
under HTRB test are under pinch-o condition, the channel temperature is about the same as the
case temperature.
• IDQ (Quiescent Drain current test)
Another accelerated test used is the quiescent drain current test IDQ which has a denition
very close to HTOL. In this test, the device is biased at moderate drain current, high drain-source
voltage and at dierent temperatures.
Figure 1.14 shows the typical bias points for HTOL, HTRB and IDQ tests.
Figure 1.14: IDS − VDS characteristics with possible bias points of ageing tests HTOL, HTRB and
IDQ
• Step Stress
The step stress test is performed at a xed temperature, while voltages, currents or RF
power applied during the stress are increased step by step with time either monotonically or with
a recovery time period between each condition [78]. As the duration of the test can be short,
it allows to obtain quickly information on the robustness of the technology. In particular, the
maximum values of electrical conditions that can sustain the device can be determined. It is very
useful for determining the safe operating area of the technology. Moreover, step stress tests can be
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performed before long term aging tests. In this case, these tests allow to eciently determine the
aging electrical conditions applied during the long term aging test.
Three approaches to perform step stress tests are illustrated in Figure 1.15: the rst one and
the simplest consists in increasing the electrical stress step by step over time until the degradation
observation. The second one called "cycling stress" consists in alternatively applying stress con-
ditions and unstress conditions for a specied time. This latter period corresponds to a recovery
period. Finally, the third one called "step-stress-recovery" is a combination of the previous tests.
In this test, the electrical conditions are increased step by step but each aging step is followed by
a recovery period.
The cyclic stress includes periods of recovery and Step-stress-recovery are particularly useful
when trapping-detrapping mechanisms are involved.
Figure 1.15: Three alternatives to a continuous DC stress. (le) Step-stress incrementally increases
the stress conditions. (middle) The cyclic stress includes periods of recovery. (right)
Step-stress-recovery is a combination of the other two
Step-stress experiments will be performed in the framework of this thesis in order to invest-
igate reliability assessment of ultra-short gate AlGaN/GaN HEMT on Si substrate.
1.6 Degradation mechanisms and trapping eects
Although impressive results were published for GaN-based transistors in a large frequency range,
the performance and the reliability demonstration is still limited by a number of mechanisms and
conicting mean time to failure (MTTF) data on existing device designs which are a very important
subject of concern [79].
Recent researches have presented deeper insight into the origins of device degradation which
are addressed in the following sections.
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1.6.1 Degradation mechanisms
Degradation mechanisms are the processes that occur in the device structure during an accelerated
life test or operational life. They penalize the electrical performances and the reliability, and thus
the lifetime of devices. Over the years, several failure mechanisms that limited device lifetime have
been addressed.
In the gure 1.16 are reported a summary of the main failure mechanisms plaguing the GaN
HEMT performances and reducing the device reliability.
Figure 1.16: Failure mechanisms identied on GaN based HEMTs.
Red: Thermally-activated mechanisms/ Blue: mechanisms related to the presence of hot electrons
(trapping eects)/ Green: mechanisms due to the polar and piezoelectric nature of the
semiconductor material [80]
Failure mechanisms identied in red (5, 6, 7 and 8) refer to thermally activated degradation
mechanisms, which have been previously observed in devices processed in other semiconductors
systems such as Si, GaAs, InP, SiC, etc., and hence these failure mechanisms are more inherent to
the metallization scheme rather than to the GaN material itself. Temperature has been identied as
an accelerating factor for passivation stability and for contacts degradation.
Failure mechanisms identied in blue (2 and 3) are related to the presence of hot electrons,
which are common to all high-voltage eld-eect-transistors. Also hot-electrons related degrad-
ation has been largely reported in all the other semiconductor devices such as Si, GaAs, InP, etc.;
hence, also these failure mechanisms are more inherent to the hot-electrons eects itself, rather
than to the GaN material. Hot-electrons have been associated to trapping eects on the surface or
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within the semiconductor layers.
Finally, failure mechanisms identied in green (1 and 4) are peculiar to GaN devices due to the
polar and piezoelectric nature of this semiconductor material. This opens a new window in the
reliability physics study, since these mechanisms have never been clearly identied in the other
semiconductors. They have been correlated with the gate-edge degradation or with bulk-trap
generations.
In the following, degradation mechanisms typical of GaN materials are described with reference
to the various technologies.
1.6.1.1 Hot-electrons degradation eect
One well-known failure mechanism of early GaAs-based devices was hot electron-induced degrad-
ation [81]. It has been observed too in AlGaN/GaN HEMTs and is typically prominent at very high
drain voltages, where electrons may be trapped on the device surface, in the AlGaN barrier layer
or in the GaN buer layer giving rise to reversible degradation of drain saturation current IDSS
and transconductance GM [82, 83]and to an increase in drain resistance and a shi in threshold
voltage [84].
The hot electrons can create defects or dangling bonds which may act as deep levels or traps.
For these reasons, hot electron can be the origin of degradation processes and trapping phenomena
within the passivation or GaN layers, as described in Figure 1.17.
Figure 1.17: Cross section of AlGaN/ GaN HEMT, identifying electrons achieving high energy and
becoming "hot" [80]
Luminescence in HEMT is usually due to intra-band transitions of highly energetic electrons. In
GaN devices, it can be due to band-to-band recombination typically associated with hot-electrons
accelerated by the high longitudinal electric eld in the channel, which scatters with charged centers
releasing the energy in the form of photons [85,86].
Hot-electron degradation has been proposed as the dominant failure mechanism on GaN based
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HEMTs: Meneghesso et al. [81] have shown stronger performance reduction on semi-ON state stress
with respect to ON-state (higher channel temperature) and OFF-state (higher electric eld) stress,
followed by a remarkable slow-trapping phenomena especially at the highest current tests. Coe
et al. [87] have presented a RF-power degradation with a negative activation energy, typical of
hot-electron induced degradation. To avoid degradation by hot-electrons caused by the presence
of high electric eld in the gate-drain region, proper solutions are needed such as by adopting
surface passivation and by realizing an extension of the gate metal to the region between the gate
and the drain [4,88,89] so-called eld plate.
1.6.1.2 Inverse piezoelectric eect
Because of the piezoelectric nature of AlGaN and GaN, the lattice mismatch between the material
interfaces results in signicant tensile strain. Exceeding a critical voltage, leads to layer relaxation
through crystallographic defect formation. It is possible that the defects could be electrically
active and induce device degradation [90]. The inverse piezoelectric eect is a consequence of the
application of high electric eld to piezoelectric GaN and the resulting additional mechanical strain
in the semiconductor can lead, in certain bias and temperature conditions, and in the presence
of nucleation defects, to lattice damage and further defects formation [91]. In addition, induced
piezoelectric strain/stress in gate-drain region under dierent bias conditions was evaluated by
micro-Raman measurement [92]. Under high drain bias, a large electric eld appears around the
drain-side of the gate edge across barrier layer which induces a large amount of mechanical stress,
and thus promotes the formation of crystallographic defects and relaxation of the strain when
the electric eld reaches a certain value. Cross sectional transmission electron microscope (TEM)
results revealed the formation of pits or cracks in the AlGaN barrier layer close to the drain side.
Energy dispersive X-ray (EDX) measurement found that the cavity formed during degradation was
lled with SiNx passivation material. The fact that the passivation layer owed into the cavity
and oxidation occurred implies that high temperature by joule heating is involved in this failure.
Only the presence of a vertical crack can be supported by the inverse piezoelectric eect [93].
1.6.1.3 Runaway eect
A new electric parasitic eect so called "electrical runaway mechanism" has been identied and
characterized [94]. It is manifesting by an anomalous behavior of the gate current evolution as
a function of VGD on ID (VDS ) output characteristics and ID (VGS ) transfer characteristics in DC
measurement. It consists of an important drop of output power correlated with a large negative
increase of gate current with input power level in RF power measurement. As it can be observed in
Figure 1.18, runaway mechanism takes place (red line) when the gate bias increases toward positive
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(a) (b)
Figure 1.18: (a) ID-VDS characteristics at 125 °C, (b) IG − VGS characteristic at 125 °C, (GH50-10)
Black: out of runaway operation/ Red: runaway operation/ Grey dots: runaway threshold [94]
value as the absolute gate current value increases too. Furthermore, the more the channel is open,
the lower the VDS runaway threshold voltage is.
The runaway mechanism has been correlated with tunnel eect conduction, since the increase
rate of the gate current (dIG/dVDS ) versus VDS has been found to not depend on temperature but on
electric eld distribution in the gate to drain spacing of the device [95]. Since runaway mechanism
can be observed on non-aged devices, it might be attributed to the presence of inherent defects in
the AlGaN layer [96]. Considering the deep insight electrical and optoelectrical measurement results,
the physical mechanism inducing this new electrical parasitic eect is assumed to be uniformly
distributed under the gate ngers area [97]. The runaway mechanism is strongly dependent on the
quality of the Schottky contact and AlGaN barrier layer. Indeed, it has been found amplied during
reliability aging test where Schottky contact degradation and defects creation in AlGaN barrier
layer can be observed [96, 97]. In fact, it has been found to worsen throughout reliability aging
test during which it can be observed a Schottky contact degradation and defects creation in AlGaN
layer.
1.6.2 Trapping eects
The trapping eects are the undesirable eects that appear on the I-V characteristics of fresh
devices which may or not impact the lifetime of the device. They are induced by electron trapping
at dierent locations of the device structure such as at the surface of the AlGaN layer near the
gate edges or at the metal/AlGaN interface, inside the AlGaN or GaN layers or at the AlGaN/GaN
interface. These eects are responsible for the degradation of electrical performances and have not
been fully understood. Trapping-detrapping mechanisms induce electrical parasitic eects such as
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current collapse or power slump, kink eect, belly shape...
Recently, intensive studies have been carried out to understand and mitigate the trapping ef-
fects in AlGaN/GaN HEMTs and several dierent techniques have been used, including current-mode
Deep Level Transient Spectroscopy (DLTS), [98,99], conductance deep level transient spectroscopy
(CDLTS) [100], transient drain current [101], gate leakage current [102] and threshold voltage [103]
measurements at dierent temperatures as well as frequency dispersion in capacitance and con-
ductance analysis [104].
1.6.2.1 The kink eect
The kink eect is an anomalous increase in the drain current IDS at a relatively low drain source
voltage VDS as shown in Figure 1.19, resulting from the shi in threshold voltage.
Figure 1.19: Forward I-V characteristics of a 2× 25× 0.1 µm2 HEMT [105]
The mechanisms of kink eect are classied from three viewpoints and have been clearly
summarized in [106]:
- channel impact-ionization and subsequent hole accumulation, leading to change of surface or
channel/substrate interface potential [107]. Altuntas et al. [105] showed that kink eect takes origin
from impact ionization of shallow levels in the vicinity of the gate, - eld-dependent trapping/de-
trapping in deep levels [108],
- a combined eect of impact ionization and deep levels, thereby generating holes and modifying
the occupation state of the surface, and the bulk or channel/substrate interface deep levels [109].
Meneghesso et al. [110] suggested that the kink eect could be induced by interband impact
ionization of electrons by slow traps in the epitaxial layers under the gate, possibly in the GaN
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buer. Xu et al. [111] have reported that kink eect in AlGaN/GaN HEMTs can be decreased by using
Al2O3 passivation replacing Si3N4.
1.6.2.2 The current collapse phenomena
Another important parameter in the evaluation of device reliability is current collapse or also
named dispersion, current compression, power slump which is the reduction of drain current aer
the application of high voltage. This eect limits the performance of HEMTs in high power and high
frequency applications.
The origin of current collapse was attributed to surface trapping, in the AlGaN barrier layer, or
buer trapping, in the GaN buer layer. Kawanago et al. [112] studied the gate metal contribution to
the current collapse in the AlGaN/GaN HEMTs. They suggested the involvement of electron trapping
on the defects in the AlGaN layer, particularly at the gate edge on the drain side. Also, the nitrogen
vacancies in the AlGaN layer were pointed out to be responsible for electron trapping in AlGaN layer.
To determine a detailed degradation mechanism, it is very important to understand the trapping
behavior, such as the physical locations, energy levels and trapping/detrapping time constants.
Various trap characterization methods, such as deep-level transient spectroscopy (DLTS) [113, 114],
low-temperature Constant-Capacitance Deep-Level Transient Fourier Spectroscopy (CC-DLTFS)
[115], frequency dependent capacitance and conductance measurements [104], and capacitance-
voltage (C-V) measurements were employed to study trapping eects.
Possible mechanisms of the suppression of trapping eects by SiNx passivation are:
- Passivation prevents the electrons from tunneling from the gate metal and the trap state density
[116]
- Replacement of surface donors by the incorporation of passivation between Si and surface states
[117].
An alternative Al2O3 dielectric layer deposited by atomic layer deposition technique is shown
to improve pulsed I-V and RF power performance over PECVD SiN [118].
Optimized surface eld plate structure is eective for the suppression of the current collapse
phenomena due to the relaxation of the electric eld peak at the gate edge [119]. It was proven that
the use of dual-FP approach is eective to achieve almost collapse free operation for multi-ngered
AlGaN/GaN MOS-HEMTs with a total gate width of 10 mm [120].
1.6.2.3 The Belly-Shape
Belly-shape (BS) is an electrical parasitic eect detected on the gate-source and gate-drain diodes
forward current-voltage characteristics. The belly shape eect is characterized by higher gate
current observed at low VGS values on devices which have been submitted to HTRB [121] aging
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test or HTOL aging test [122]. As shown in Figure 1.20, the belly shape eect induced by a HTOL
test is assumed to be a transient eect attributed to trapping mechanisms located beneath the gate
in the gate/cap GaN interface or at the gate edges [122]. In addition, Brunel et al. [121] detected the
"belly shape" eect on GaN based HEMTs that were stressed by HTRB aging test carried out at
175 °C up to 4000 hours. It has been attributed to lateral surface conduction and correlated with
electroluminescence signature under diode forward biasing conditions but not under transistor
pinch-o biasing conditions. The physical analyses have pointed out the formation and growing
over time of pits and cracks, at the gate foot edge on the drain side, attributed to the inverse
piezoelectric eect.
Figure 1.20: Forward gate current characteristics at VDS = 0 V for a reference device, one
stressed device without Belly Shape and 2 stressed devices with Belly Shape [122]
1.7 Reliability of HEMT with ultra-short gate
Gate length downscaling is one of the most eective methods to increase the static and the mi-
crowave performances in most semiconductor technologies, while keeping high aspect ratio. As
the gate length scales down, the gate capacitance decreases and the electron velocity increases.
Up to now, only few papers have investigated on reliability assessment of ultra-short gate
AlGaN/GaN HEMTs on Si substrate. AlN/GaN-on-Si HFETs with 100 and 200 nm gate lengths have
been tested in o-state stress test [123]. A 100 nm gate length GaN HEMT suitable for applications
up to W-band frequencies has been investigated by on and o-state DC-stress tests. A life time
higher than 105 hours was extrapolated using the constant current stress test at a base plate
temperature of 125 °C [124]. A 150 nm T-gate length AlGaN/GaN HEMTs stressed in air failed faster
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and at a lower junction temperature than those stressed in nitrogen atmosphere due to an oxide
formation. The observed oxide formation for devices stressed in air was underneath the gate
for T-gate devices, but at the drain edge of the gate between the gate foot and the eld plate
dielectric for eld plate devices. When stressed in dry nitrogen gate sinking mechanism has been
observed only in T gate devices [125]. In ref [126], GaN HEMT robustness was also evaluated by
voltage step-stress tests showing that electrical stress degradation in the gate and drain currents
is electric eld driven.
The optimized heterostructure with gate length scaling and ecient process technique can
provide improved DC and RF performances. In 2015, Jatal et al. demonstrated 80 nm gate length
on Si substrate with fT of 176 GHz and fMAX of 70 GHz [66].
The classical approach of reducing sizes of current technologies seems to reach limits and leads
to dicult and complex problems such as short channel eect, interconnections, tunnel eect, etc.
Therefore, the features of nanodevices appear to be the key solutions facing the goal of more
integration and more complexity.
1.8 Conclusion chapter 1
In this chapter, to illustrate the advantages of GaN-based semiconductors over its predecessors, the
physical properties induced by the wurtzite GaN and group- III-nitride compound semiconductors
have been discussed. These properties are important for the operation of devices fabricated from
this class of materials and exhibit high levels of spontaneous and piezoelectric polarizations.
Then, the structure of GaN based HEMT and its operating principles have been explained.
The reduction of the defect density and the improvement of GaN epitaxial techniques constitute a
major challenge for the development of HEMTs. Applications and a state of the art of GaN based
HEMT performance are then presented.
AlGaN/GaN HEMT is at the forefront of semiconductor research because of its excellent material
properties and the presence of a high-mobility two-dimensional electron gas (2DEG) at the hetero-
interface. It has demonstrated excellent high power and high frequency performance compared
with counterparts based on other materials. However, HEMT reliability is still under investigation,
due to the continuous evolution of the process and technologies, and the the lack of technological
solutions of failure. Hence, before tremendous commercialization of GaN HEMTs, reliability has to be
fully demonstrated and more investigation is needed to improve device technology, epitaxy, design
and other performance limiting factors.
Not yet mature, GaN-based HEMTs are subject, in addition to the degradation mechanisms
traditionally observed, to additional degradation mechanisms due to the physical properties of the
materials constituting them. Indeed, the presence of traps located on the surface and in the GaN
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buer causes the appearance of parasitic eects which greatly degrade the electrical performance of
HEMTs. In addition, the piezoelectric nature of the materials used, coupled with strong polarizations
between the gate and the drain, cause the formation of crystalline defects which can also aect the
electrical performance of HEMTs.
Thus, the nal part of this chapter was devoted to reliability issues; accelerated life testing,
and GaN HEMT recoverable (trapping eects) and non-recoverable (degradation mechanisms) de-
gradations, that are prominent in the literature, were reviewed. A particular attention will be given
to the GaN HEMT with ultra-short gate.
Following chapters summarize the targets of the thesis and the main results obtained.
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Chapter 2
Device description and electrical
characterization before aging tests
2.1 Introduction
AlGaN/GaN HEMTs were processed at IEMN Lille, France (Epitaxy provided by CHREA). Two tech-
nologies were provided; devices grown by metal organic chemical vapor deposition (MOCVD) and
devices grown using Molecular Beam Epitaxy (MBE).
In this chapter, the technology of the devices under test is described and then, the electrical
characterization is detailed. The results of the MOCVD and MBE grown HEMTs, which have been
used for experiments in this thesis, are discussed.
A characterization campaign is performed on the devices of both technologies with a meas-
urement protocol established in the framework of this work. It comprises:
- DC characterization: The drain output characteristics IDS (VDS ), the transfer and transcon-
ductance characteristics IDS-GM (VGS ) are measured. The quality of the Schottky contact is
evaluated by measuring the gate Schottky diode characteristic IGS (VGS ).
- RF characterization to determine the frequency performances of the components: The cut-o
frequency fT and the maximum oscillation frequency fMAX are extracted.
We also got interested in the impact of the topology in terms of gate length, gate-drain distance
and gate-source distance, on static and microwave performances. Electrical characterization of
AlGaN/GaN HEMT devices in this chapter will give information about the electrical performances
of both technologies under test and will provide a basis for the selection of devices to be stressed.
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2.2 Devices under test
IEMN Lille has developed two GaN fabrication processes based on epitaxy of GaN and AlGaN layers
grown by MOCVD or MBE on Si substrate. There are dierences of epitaxial layers and geometry
between both processes.
Figure 2.1 shows AlGaN/GaN MOCVD HEMT wafer and AlGaN/GaN MBE HEMT wafer.
(a) (b)
Figure 2.1: AlGaN/GaN HEMT wafers (a) grown by MOCVD, (b) grown by MBE
The epitaxial structure of the AlGaN/GaN MOCVD HEMTs under test is grown on silicon (111)
substrate. A 0.2 µm thick AlN nucleation layer was grown directly on the substrate, followed by a
0.7 µm thick NID GaN buer layer, a 1 nm thick AlN interlayer, a 15 nm Al0.31Ga0.69N barrier layer
and a 4 nm thick SiN cap layer. The use of the AlN interlayer included between the AlGaN barrier
and GaN bulk aims improving the electron connement and the electron mobility in the 2DEG
channel [1]. The 2DEG charge density NS is 1×1013 cm−2 and the electron mobility is evaluated to
1540 cm2/V.s by means of HALL measurement. Devices were processed at IEMN with Ti/Al/Ni/Au
ohmic contact and Ni/Au metallization for Schottky contact. Devices were passivated by PECVD
with 50 nm SiN/100 nm SiO2. Devices with two gate ngers are patterned with dierent gate
lengths LG =75, 100, 150 nm and a total gate development of 2× 25 µm. The gate-source distance
is 600 nm for all devices and the drain-source distance is varying from 1.5 to 5.5 µm.
Figure 2.2 shows the cross section of GaN HEMTs epitaxial structure grown by MOCVD.
The MBE-grown devices are fabricated on silicon (111) substrate. A 44 nm thick AlN layer was
grown directly on the substrate, followed by a 250 nm thick Al0.15Ga0.85N layer and a 0.13 µm
thick AlN layer. Next, a 1.73 µm thick GaN channel layer was grown followed by 1 nm thick AlN
interlayer. Finally, a 10 nm thick Al0.29Ga0.71N barrier was grown and capped by a 0.5 nm thick
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Figure 2.2: Epitaxial structure of GaN HEMTs grown by MOCVD
GaN layer. The devices were also processed at IEMN. The HEMTs are of 2 × 50 µm wide, with a
gate length of 75, 100 and 150 nm. The source-drain distance is 2.65 µm for all devices and the
source-gate distance is ranging from 1.13 to 1.23 µm
The epitaxial structure of the GaN HEMTs grown by MBE is shown in Figure 2.3.
Figure 2.3: Epitaxial structure of GaN HEMTs grown by MBE
The distribution of the electric eld in the channel is non-homogeneous in the HEMTs [2].
When the transistor is polarized by a drain-source voltage, the electric eld in the gate-drain
region registers a drastic increase with a peak at the gate exit drain side [3]. This sudden increase
of the electric eld at the output of the gate may cause electrical parasitic eects which can lead
to the deterioration of the component. Therefore, the increase in the gate-drain distance becomes
necessary in order to reduce the peak at the output of the gate thanks to a better distribution of
the electric eld. The reduction of the gate-source distance leads to the reduction of the source
resistance and thus allows the improvement of component performances. Indeed, the parasitic
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resistance of the source RS is given by the following equation:
RS =
RC
W
+
RLGS
W
(2.1)
Where RC ,W , R and LGS represent the contact resistance, the development of the transistor
(or gate width), the sheet resistance and the gate-source distance respectively.
The widening of the gate-drain distance favors the interaction of the surface states with the
bidimensional electron gas and the decrease of the electric eld on the drain side, which leads to
a higher breakdown voltage. Therefore, a compromise must be reached to combine better electric
eld in the channel with low parasitic capacitances.
In order to reduce the electric eld, a reduction of current collapse phenomena due to surface
traps [4, 5], have to be made by using surface passivation as is the case of devices under test.
The technology under study in this thesis does not use eld plate because the goal was to
develop transistors operating at high frequency, even though this specic technique may have some
advantages in terms of eld spreading. It is consisting of an extension of the gate metal to the
region between the gate and the drain [6–8], it has been used to suppress gate breakdown, and
permits high bias voltages to be applied [9]. As described by Karmalkar et al. [10], eld plates act
to smoothen the electric eld across the device channel and reduce the electric eld peak at the
gate exit. This means that the electric eld distribution is improved [11, 12].
Field-plated HEMTs when biased at VDS = 120 V have produced over 30 W/mm RF power
density in S-band [13], and over 5 W/mm at 30 GHz with a drain bias of VDS = 30 V [14, 15].
However, eld plates connected to the source and gate contacts introduce an additional capacitance,
which lead to increased switching times and reduced bandwidth for broadband ampliers, and also
reduce the transconductance of the transistor. Therefore degradation in frequency performances
occurs. For this reason, a minimum eld-plate length must be employed [16].
2.3 Technology
In this part, we will briey focus on the dierent steps of the fabrication process of the HEMTs.
In particular, we will highlight the optimization done for some processing steps which helped
producing transistors having sub micrometric gates and then reaching low leakage current and
high breakdown voltage.
These technologies, developed for applications in the millimeter wave range (frequency range
from 30 GHz to 300 GHz), include technological specicities such as a gate length of 150 nm
and below. In such conditions, it can be shown that the barrier layer thickness must be less than
10 nm in order to respect the transistor aspect ratio (gate length LG over barrier thickness ratio
tbar) coupled with a good carrier density Ns in the channel. The aspect ratio between the gate
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length and the AlGaN barrier thickness should ideally be greater than 15 for the AlGaN / GaN HEMT
in order to prevent short channel eects while improving the static and microwave performances
of the component [2]. Indeed, such short gate lengths, are accompanied by the appearance of
parasitic electrostatic eect, known as "the short channel", which heavily aect both the DC and
the RF performances of the device [17–19]. This eect disturbs the good control by the voltage VGS
of the conductivity between the source and the drain, which contributes to the degradation of the
transconductance. Additionally, it contributes to the increase of the output conductance, limiting the
performance in terms of cut-o frequencies. Respecting the aspect ratio quantity improves the gate
control on the channel and considerably reduces the transistor output conductance. Electron-beam
lithography enables processing patterns with a resolution around ten nanometers.
The HEMTs studied in the framework of this thesis have a standard topology with two gate
ngers, two source contacts and a drain contact.
Figure 2.4 shows the schematic representation of a coplanar transistor.
Figure 2.4: Schematic representation of a coplanar transistor
The main technological steps are chronologically described in the following.
2.3.1 Alignment marks
The alignment marks correspond to reference points on the sample in order to position the electron
beam and consequently align and write the dierent mask levels with a theoretical resolution of
5 nm.
The electro sensitive resin bilayer used leads to obtain a cap-shaped prole aer chemical
revelation, which promotes the li-o operation aer metallization by evaporation of a metal stack
of Molybdenum / Nickel / Molybdenum (20 / 40 / 70 nm). The composition of this stack of metals
is imposed by the fact that Molybdenum (Mo) is a highly constrained refractory metal, which has
a melting point of 2617 °C. Thus, a thin layer of Nickel (Ni), which has a melting temperature of
1450 °C, is inserted between two layers of Molybdenum (Mo) in order to moderate the Mo layer
inner strain. The thickness of the each metal layer is chosen so as to obtain a suciently high
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contrast between the masker and the semiconductor surface.
However, aer the ohmic contacts annealing at a temperature above 850 °C, the surface of
the Mo-based marks becomes very rough and the contrast of the mask with the semiconductor
surface is deteriorated. This makes the research phase of the marks very complex especially when
in the case of aligning the gate between the drain and the source contacts.
In order to solve this penalizing contrast problem, a thin layer of 10 nm Gold (Au) was added
to the Molybdenum based stack during evaporation. The new gate metal stack is thus composed
of Mo / Ni / Mo / Au.
2.3.2 Ohmic contact formation
An ohmic contact is a metal / semiconductor contact having a linear and symmetric current-voltage
characteristic. In order to achieve power and frequency performances, it is necessary to reduce
the resistivity of these contacts, surface roughness and steep sides.
As for the alignment marks, an electron-beam lithography was carried out to fabricate the
ohmic contacts.
The sample is introduced into the vacuum metallization room where an in-situ IBE (Ion Beam
Etching) is performed. This technique allows to carry out a so in-situ physical etching in the
metallization system, ensuring the maintenance of the sample in a clean environment throughout
the metallization process duration.
An optimum contact resistance is obtained when around 75 % of the barrier is etched [20].
The etching step is necessary in order to bring the metal stack closer to the nearest conduction
channel 2D without degrading the GaN layer. Then, a metallization Ti / Al / Ni / Au (12 / 200 / 40
/ 100 nm) is deposited by evaporation.
The titanium (Ti), the rst deposited metal, also acting as a bonding layer, is at the origin
of the formation of TiN alloy aer annealing at the interface between the metal contact and the
semiconductor. This alloy has a lower electron work function than that of the nitride barrier. Then,
the TiN formation generates nitrogen vacancies in the barrier that act as donor centers. A local
n-type "pseudo-doping" of the barrier layer then appears. However, the donor concentration is
inversely proportional to the barrier eective thickness. Consequently, since the barrier thickness
decreases under the doping eect, the electrons passage is favored by tunneling eect, thus resulting
in a low contact resistance.
The aluminum (Al) layer allows to form a Ti-Al alloy at the interface with the titanium. This
alloy reduces the reactivity between titanium and GaN, and thus prevents the formation of vacancies
at the interface due to the migration of gallium [21].
The nickel (Ni) avoids the formation of compounds between gold and aluminum which is crucial
to avoid the purple plague. It acts as a diusion barrier. The surface layer is made of gold (Au) in
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order to distribute the current homogeneously over the entire surface of the contact and benet
from its excellent electrical conductivity. The ohmic contact was then rapid thermal annealed (RTA)
in the temperature range of 800-900 °C for 30 s.
2.3.3 Device isolation
The purpose of the isolation is to delimit the operating area of each transistor. This isolation can
be carried out in two dierent ways: by physico-chemical etching (mesa technology) or by ion
implantation (planar technology). Within the framework of this work planar technology was used.
The choice of the ions to be implanted depends on the material nature. In the case of
AlGaN/GaN heterostructures, the elements mostly used are argon, helium, nitrogen or oxygen
[22–24]. This process leads to break the crystalline continuity of the implanted material and
to make the semiconductor amorphous in order to eliminate any parasitic conduction. The ion
implantations were initially carried out by implantation ofHe2+ ions and then in order to reduce the
costs, the helium implantation was replaced by nitrogen. Optimization of energies and implantation
doses was developed internally at IEMN. The choice of optical lithography is justied by the low
resolution required by this step.
2.3.4 Gate formation
In our case, the surface layer consists of AlGaN unintentionally doped (n-type). It is therefore
necessary that the metal constituting the Schottky contact has an electron work function higher
than the electron anity of the semiconductor at the surface.
The necessity of reducing the gate length for the component frequency rise leads to an increase
in the gate resistance and consequently reduces the component performances, in particular the
cuto frequency (fT ), the maximum oscillation frequency (fMAX ) and the power gain. To alleviate
this problem, a modication of the gate shape is necessary [25]
The use of electron-beam lithography, associated with specic resists bilayers, enabled to
obtain T-shape gate (Figure 2.5). A Schottky Ni / Au metal stack was used.
Achieving gate lengths of less than 100 nm required optimization of the technological process
which is composed of two steps: The rst one consists in writing the gate cap to the electronic mask
followed by a double development of resins PMMA 3 % 450 K and PMMA (MAA 33%). The second
step involves a second writing in order to dene the gate foot followed by a last development
enabling the foot opening. Figure 2.5 shows a SEM image of T-shape gate of a device under test.
The next step of the gate contact metallization is a crucial step in the technological process of
the HEMTs, which must combine a high Schottky barrier height with the lowest possible reverse
leakage current associated with low resistance.
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Figure 2.5: SEM image of T-shape gate with a gate foot of 100 nm [26]
For HEMT structures presented in this work, Ni / Au metal stack was used (40 nm / 300 nm).
Nickel is used as a Schottky contact with a work function of the order of 5.15 eV [27], ensuring a
reasonable Schottky barrier height and the gold is deposited to ensure a good electrical contact
and reduce the gate resistance. The T-shape gate is nally obtained by li-o.
Figure 2.6 shows the descriptive diagram of the technological realization of T-gate.
The current development of gate technologies dedicated to HEMT components is increasingly
focusing on “self-aligned” gate technology. This has the advantage of considerably reducing the
distance between the source and the drain contacts and a fortiori the gate-source distance in
order to increase the microwave performances of the components. This technology consists in
rst realizing the gate electrodes and then in a second step in aligning the source and drain
contacts with the gate. This technological process, combined with the production of regrowth
ohmic contacts, which can drastically reduce contact resistance and surface roughness, has been
demonstrated by several research groups [28, 29]. With this technology, gate-source distances of
the order of 50 nm can therefore be realized, associated with gate lengths of 20 nm, leading to
extremely high cut-o frequencies (fT /fMAX : 454/444 GHz) [30].
2.3.5 Passivation
The improvement of the devices leads to a mandatory step of surface passivation by a dielectric
layer. Then, an additional step of dielectric etching follows to access the contacts. However, the
choice of the dielectric must meet many parameters; a high resistivity, a high breakdown electric
eld for a rise in frequency, satisfactory electrical permittivity for a better homogeneity of the eld.
Therefore, numerous studies have been carried out on the III-N semiconductors to nd a suitable
insulator [31, 32], such as the SiO2 for silicon.
Devices were passivated in this work with PECVD with 50 nm Si3N4 / 100 nm SiO2 at
340 °C with a plasma pretreatment. These two materials permit to reduce the impact of the
surface traps on the transistor. Si3N4 is used to passivate the semiconductor surface by essentially
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(a) First exposure to
dene the cap
(b) (Selective gate
development
(c) Second exposure to
dene the gate foot
(d) Following the
development
(e) Mo / Au
metallization deposited
by evaporation
(f) Li-o
Figure 2.6: Descriptive diagram of the technological realization of T-gate with the dierent steps;
electronic writing, selective development, metallization and li-o
reducing nitrogen vacancies. SiO2 is used in order to prevent tension strain generated by Si3N4.
2.3.6 Pads thickening
The pads thickening step permits to connect the two gate ngers and makes source and drain easily
accessible. The production of these pads is carried out by optical lithography using a bilayer of
photosensitive resins in two steps. A metallization Ti / Au is then deposited by evaporation, followed
by a li-o step. Figure 2.8 summarizes the main technological steps of HEMT transistor.
Figure 2.8 summarizes the main technological steps of HEMT transistor.
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Figure 2.7: summarizes the main technological steps of HEMT transistor
(a) Ohmic contact lithography
and annealing
(b) Device isolation (c) Schottky contact lithography
(gate)
(d) Passivation and dielectric
etching
(e) Pads thickening
Figure 2.8: Descriptive diagram of the technological realization of T-gate with the dierent stages;
electronic writing, selective development, metallization and li-o [33]
2.4 DC characterization
Static measurement is usually the rst step in the electrical characterization of the device. This
section is dedicated to the DC characterization of AlGaN/GaN MOCVD and AlGaN/GaN MBE HEMT
technologies under study. The objectives are the analysis of the static performances of the devices
and the identication of the undesirable eects which can be at the origin of electrical anomalies
such as short channel eects.
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2.4.1 Experimental procedure for I-V characterization
2.4.1.1 Experimental setup
The DC measurements are carried out by a HP 4142B semiconductor parameter analyzer using
ICCAP KEYSIGHT soware. The measurements are performed by using TTPX Lakeshore cryogenic
probe station with a temperature range from 80 K to 475 K [34].
In the context of this research study, the fabricated devices are "normally on", i.e., since the
source / drain channel is conducting while the HEMT is at equilibrium.
Figure 2.9 (a) shows the cryogenic probe station and (b) shows RF and DC probes located on
a transistor during DC measurement.
(a) (b)
Figure 2.9: (a) TTPX Lakeshore cryogenic probe station, (b) AlGaN/GaN HEMT wafer under
electrical testing
DC measurements were carried out in both research laboratories, IMS Bordeaux and IEMN
Lille. The comparison of the DC data extracted in both laboratories from the same samples, have
allowed to highlight the inuence of few parasitic eects depending on the experimental setup.
2.4.1.2 AlGaN / GaN HEMT characterization
The main electrical measurements address the drain and gate currents which are expressed as a
function of the gate or drain voltages.
From I-V characteristics; gate Schottky diode characteristics IGS (VGS ) and drain output char-
acteristics IDS (VDS ) are measured permitting to deduce the transfer and transconductance char-
acteristics IDS −GM (VGS ) and various parameters such as the drain current saturation, IDSS , the
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Schottky gate barrier height, φB , its ideality factor, η, the reverse gate current IGINV , the HEMT
threshold voltage, VTH , the ohmic contact resistance, RC , the HEMT resistance, RDS in ohmic
regime. This analysis, presenting performance indicators, provide also insight into components
parameter dispersion.
• Gate Schottky diode characteristics IGS (VGS ) (Input characteristic)
The study of the gate current via the IGS (VDS , VGS ) characteristic is the best way to evaluate
the quality of the Schottky gate contact.
In the diode conguration (at VDS = 0), a VGS voltage is applied in both direct (VGS > 0) and
reverse bias conditions (VGS < 0).In such condition, and considering that the current raises from a
thermionic process, the gate current of the Schottky diode can be expressed by [35]:
IG = IS
{
exp
[
q(VGS −RSIG)
ηkBT
]
− 1
}
(2.2)
The equation 2.2 can be reduced to the following equation, if VGS RSIG,
IG = IS
(
e
qVGS
ηkBT − 1
)
(2.3)
Where VGS is the applied voltage, η is the ideality factor of the diode, T is the temperature
in K , kB is the Boltzmann constant (1.38 × 10−23 J/Ks2), q is the elementary electric charge
(1.602× 10−19 C) and IS is the reverse saturation current derived from the straight line intercept
of the current at zero bias given by equation (2.2)
IS = SA
∗T 2e
−qφB
kBT (2.4)
Where S is the Schottky contact area and A∗ is the eective Richardson constant (31.27 Acm−2K−2
for Al0.3lGa0.69N and 30.95 A.cm−2.K−2 for Al0.29Ga0.71N ) that can be written as:
A∗ = 4πqm∗em0k
2
Bh
−3 (2.5)
Where me* is the eective mass, m0 = 9.1×10−31 kg and h is the Planck’s constant, h = 6.62×
10−34 Js.
The electron eective mass depends on Al mole fraction and is calculated by the following
formula [36]:
m∗e,AlGaN (x) = (0.22 + 0.13x)m0 (2.6)
A logarithmic representation of the characteristic IG (VGS ) enables a linear extrapolation of
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the linear coecient, α, and the intercept at the origin, β, permit to get the barrier height, φB ,
and the ideality factor, η, following the equations (2.7) and (2.8):
φB =
kBT
q
ln
(
SA∗T 2
β
)
(2.7)
η =
1
ln(10)αkBTq
(2.8)
Another parameter, which can be extracted from IGS-VGS characteristic in reverse mode is
the gate leakage current IGINV as illustrated in Figure 2.10.
Figure 2.10: Typical IGS (VGS ) characteristic of GaN HEMT
• Drain output characteristics IDS (VDS )
Figure 2.11 shows a typical IDS (VDS ) characteristic of a HEMT under test. There are thus
two operating regions: the linear region for which the drain current is proportional to the drain-
source voltage and the saturation region for which the current IDS remains quasi-independent of
the voltage VDS . It is used to determine graphically the saturation drain current IDSS and the
drain-source resistance RDS .
The saturation current IDSS is the drain current measured at VGS = 0 and at VDS such as the
device operates in saturation regime (at VDS = 10 V in Figure 2.11). The resistance RDS is given
by the following equation:
RDS =
(
∆VDS
∆IDS
)
VGS=0,VDS−→0
(2.9)
• Transfer and transconductance characteristics IDS-GM (VGS )
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Figure 2.11: Typical IDS (VDS ) characteristic of GaN HEMT
From the measurement of the transfer characteristics IDS (VGS ) the threshold voltage (VTH )
can be graphically extracted.
There are several methods for determining the threshold voltage:
- Tangent extrapolation method: considering the quasi-linear part of the characteristic IDS
(VGS ), the intersection of the tangent and the abscissa axis gives the value of the threshold voltage.
- Quadratic extrapolation method: is also called as "Linear Extrapolation in Saturation Region".
The IDS for linear region is proportional to (VGS-VTH ). Similarly, IDS in saturation region is
proportional to (VGS − VTH )2. Hence VTH can be extracted by extrapolating the curve
√
IDS
versus VGS at the inexion point of the curve.
- Current extrapolation method: The threshold voltage value is the VGS value corresponding at
IDS = 1 % of IDSS . This method is mainly used by designers.
Figure 2.12: Typical IDS-GM (VGS ) characteristic of GaN HEMT
It is also possible to obtain the transconductance GM by derivative of the characteristic IDS
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(VGS ). Its expression is therefore of the following form:
GM =
(
∆IDS
∆VGS
)
VDS=Cste
(2.10)
The transconductance can be expressed in linear region as a function of the transistor para-
meters according to the following expression.
GM =
Wµ
LG
(VGS − VTH) (2.11)
Where W is the gate width, µ is the mobility in the channel and LG is the gate length.
The transistor output conductance is expressed according to the following equation:
GDS =
1
RDS
=
(
∆IDS
∆VDS
)
VGS=Cste
(2.12)
The plotting of the transfer function of the component GM as a function of the voltage VGS
for a xed value VDS shows three operating zones to appear:
For VGS < VTH , the carrier density in the channel is negligible (deserted channel) and the
component is considered as turn-o.
When VGS > VTH , the carrier density in the channel increases and the drain current increases
with the gate voltage to the optimum operating point which corresponds to the value of VGS for
which the transconductance is maximum GMMAX , as illustrated in Figure 2.12.
Beyond the gate voltage corresponding to GMMAX , the thermal eect, the presence of the
defects as well as the increase of the source and the drain resistances [37], with drain current [38]
lead to a decrease of GM when VGS approaches to 0 V . Therefore, it is possible from this
characteristic to determine the polarization point (VGS , VDS ) for which the transconductance is
maximum GMMAX .
Another interesting characteristic to be exploited is the variation of the drain current IDS in
logarithmic scale as a function of the gate voltage VGS (2.13). Therefore, we can deduce the ON-OFF
ratio of the transistor. It corresponds to the ratio between the on state drain current and the o
state drain current. It is the gure of merit for having high performance (enhancement of ION ) and
low leakage power (reduction of IOFF ) for transistors. Typically, increased control of the gate over
the channel causes very high ON-OFF ratios.
• TLM characterization
Each sub-reticle of the wafer parts contained several test devices including transmission line
modules (TLMs).
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Figure 2.13: Logarithmic plot of a typical IDS (VGS ) characteristic of GaN HEMT
There are several ways to measure the ohmic contact resistance at the metal/semiconductor
interface, the most commonly technique consists of measuring the transmission line model (TLM)
[39,40]. The TLM test structure consists of several electrodes fabricated on the epitaxial structure.
These electrodes exhibit the same length (L) and width (W) separated by dierent semiconductor
lengths d.
The TLM structure is described in Figure 2.14.
Figure 2.14: A Transmission Line Method (TLM) test structure
The I-V measurements are performed between two adjacent electrical contacts while the
spacing between the electrodes (d) is varied.
The total resistance is given as [41]:
RT =
V
I
= 2
RC
W
+
R
W
d (2.13)
Where W is the width of the contacts, RC is the contact resistance and R is the sheet
resistance between contacts.
In Figure 2.15, the measured resistances are plotted as a function of the distance of the electrode
spacing d. Fitting Eq. 2.13, the values of the sheet resistance (R) and the contact resistance (RC )
can be obtained.
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Figure 2.15: Plot of total resistance versus contact spacing to explain the TLM measurement
technique
The specic contact resistance (ρC ) is given by:
ρC =
R2C
R
(2.14)
The current transfer length (LT ) (also known as eective contact length), is the average
distance that an electron (or hole) travels in the semiconductor beneath the contact before it ows
up into the contact [42]. It is as follows:
LT =
RC
R
(2.15)
The optimization of ohmic contacts by reducing the contact resistance is one of the key points
to optimize the performances of GaN-based devices
Table 2.1 summarizes previous described parameters and their extraction conditions which
will be used to evaluate the dispersion and as initial values to follow their evolution during aging
tests.
RDS was dened as the resistance between source and drain at VGS = 0, and VDS of 0.5 V
was chosen unrelated to potential applications.
Table 2.1: Electrical parameters and their extraction conditions
Parameters Extraction conditions
IDSS VDS = 0 V , VGS = 10 V
RDS VGS = 0 V , VDS −→ 0
IGINV VGS = −15 V
GMMAX VDS = 4 V
VTH VDS = 4 V
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2.4.2 AlGaN/GaN MOCVD technology
2.4.2.1 Analysis of the dispersion of electrical characterization
Around one hundred devices and ve TLM patterns from MOCVD growth have been characterized
and will be presented in forthcoming paragraphs for the purpose of studying the electrical behavior
and the dispersion of the electrical parameters of transistors under test. Table 2.2 presents the
number of characterized devices per geometry.
Table 2.2: Number of characterized devices per geometry
Device geometry
N°of characterized devices
LG (nm) LDS (µm)
75
1.5 12
2.5 7
3.5 7
4.5 7
5.5 7
100
2.5 7
3.5 7
4.5 7
5.5 7
150
2.5 7
3.5 7
4.5 7
5.5 7
The wafer map that corresponding to AlGaN/GaN MOCVD technology is shown in Figure 2.16.
The transistors under study have a total width of 2×25 µm, a gate-source distance of 600 nm,
a drain-source distance ranging from 1.5 µm to 5.5 µm and a gate length of 75 or 100 or 150 nm.
• Gate Schottky diode characteristics IGS (VGS ) (Input characteristic)
Figure 2.17 (a) shows IGS-VGS characteristic of transistors with dierent geometry (dierent
LG and LDS ) at VDS = 0 V while VGS was swept from −15 V to 2.5 V , while Figure 2.17 (b)
shows IGS-VGS characteristic of seven typical transistors with the same geometry (LG = 75 nm,
LDS = 5.5 µm) in the same conditions.
Based on Figure 2.17 (a), the eective barrier height obtained according to equation (2.7), the
ideality factor was deduced using equation (2.8) and the gate current IGINV are given in Table 2.3.
The ideality factor is a signicant indicator of the Schottky contact quality and / or the
existence of conduction modes other than pure thermionic. If the thermionic eect is the main
transport mechanism, the ideality factor is equal to 1 and in this case the contact is considered to be
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Figure 2.16: Wafer map of AlGaN/GaN MOCVD technology
Figure 2.17: IGS-VGS characteristics of dierent MOCVD HEMTs (a) and seven 5.5 µm drain-source
distance and 75 nm gate length MOCVD HEMTs (b)
"ideal", which means theoretically without roughness and interface defects. The obtained ideality
factor greater than 1, can be explained by the presence of defects and several other transport
mechanisms including trapping / de-trapping mechanisms.
Figure 2.17 (a) shows that the input characteristics of samples with the same geometry
(LG = 75 nm, LDS = 5.5 µm) are not superimposed for VDS = 0 V . Therefore, a small
dispersion is noticed.
• Drain output characteristics IDS (VDS )
Figure 2.18 shows IDS versus VDS (a) for transistors with dierent geometry (dierent LG and
LDS ) and (b) for seven typical transistors with the same geometry (LG = 75 nm, LDS = 5.5 µm),
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Table 2.3: Barrier height φB , ideality factor η and gate current IGINV of AlGaN/GaN MOCVD
technology
Parameters AlGaN/GaN MOCVD technology
φB (eV ) 0.68 ± 0.025
η 2.54 ± 0.25
IGINV (A/mm) @ VGS = −15 V 8× 10−5 ± 5× 10−5
at gate voltage VGS ranging from -5 V to 0 V and up to drain voltage VDS = 10 V . It indicates
that for a VGS close to the pinch o, in saturation region, there is an increase in drain current as
a function of drain-source electric eld. This phenomenon is attributed to short channel eects.
These latter are mainly attributable to low aspect ratios. Indeed, according to Jessen et al. [43],
the short channel eects start to appear for aspect ratios lower than 15 and are considered modest
up to aspect ratios of about 10.
Figure 2.18: IDS-VDS characteristics (a) of dierent MOCVD HEMTs and (b) of seven 5.5 µm
drain-source distance and 75 nm gate length MOCVD HEMTs
Using gure 2.18 (a), the resulting parameters value (IDSS and RDS and LG/tbar) are illustrated
in table 2.4.
Table 2.4: Saturation current, RDS resistance and aspect ratio of AlGaN/GaN MOCVD technology
Parameters AlGaN/GaN MOCVD technology
LG (nm) 75 100 150
IDSS @ VGS = 0 V 0.96 ± 0.04 0.9 ± 0.02 0.83 ± 0.03
RDS (Ω.mm) 1.86 ± 0.5 3.13 ± 0.3 3.6 ± 0.3
Aspect ratio LG/tbar 5 6.6 10
Figure 2.18 (b) illustrates the appearance of a small kink eect at VGS = −1 V and VDS = 6 V
for gate voltages close to the threshold voltage. This is manifested with an increase of the drain
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current.
Several works [44–47] have attributed this physical phenomenon to trapping and de-trapping
processes associated with increasing drain current. It is noticed too that the output characteristics
up to VDS = 10 V are not superimposed and then a small dispersion is noticed by a variation
of IDSS and RDS . From the table 2.4, we can deduce that the short channel eects are low for
HEMTs with LG of 150 nm and more present for HEMTs with LG of 75 and 100 nm.
• Transfer and transconductance characteristics IDS-GM (VGS )
The ID (VGS ) and GM (VGS ) characteristics of devices with dierent geometry are shown in
Figure 2.19 (a) and of those of seven devices with the same geometry are shown in Figure 2.19 (b).
VGS is varying from -6 V to 0 V at a xed VDS voltage of 4 V .
Figure 2.19: IDS-GM (VGS ) characteristics (a) of dierent MOCVD HEMTs and (b) seven 5.5 µm
drain-source distance and 75 nm gate length MOCVD HEMTs
The ON and OFF drain current (a) of devices with dierent geometry and (b) of the seven
aforementioned devices with the same geometry are plotted between drain current, in log scale in
gure 2.20.
The transfer characteristic exhibited a peakGMMAX at the bias point (VGS , VDS) = (−2.9± 0.2 V, 4 V ),
which should deliver the best microwave performances, a threshold voltage VTH , obtained using
the tangent extrapolation method and ON-OFF ratio and their values are reported in Table 2.5.
Figure 2.20 (b) shows IDS-GM versus VGS characteristics of previous mentioned samples
showing that for VDS = 4 V are not superimposed. all the DC characteristics of the 5.5 µm drain
source distance and the 75 nm gate length samples are not superimposed. The same results were
depicted for samples of other geometry. Therefore, dispersion of about 2 to 3 % is noticed for the
devices with the same geometry.
The 55 devices having the most homogenous behavior were selected for RF measurements
and accelerated aging tests.
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Figure 2.20: Logarithmic scale of IDS (VGS ) characteristics (a) of dierent MOCVD HEMTs and (b)
of seven 5.5 µm drain-source distance and 75 nm gate length MOCVD HEMTs
Table 2.5: Maximum transconductance, threshold voltage and ON-0FF ratio of AlGaN/GaN MOCVD
technology
Parameters AlGaN/GaN MOCVD technology
LG (nm) 75 100 150
GMMAX (mS/mm) @
VDS = 6 V
0.31 ± 0.02 0.29 ± 0.01 0.27 ± 0.01
VTH (V ) @ VDS = 6 V -3.9 ± 0.05 -3.8 ± 0.04 -3.7 ± 0.05
ION/IOFF 10
4.9 ± 100.3
• TLM characterization
Figure 2.21: An optical picture of a TLM mask of MOCVD technology
A typical transfer length method (TLM) structure with contact separations of 2, 5, 10 and
20 µm and a total width W of 100 µm (Figure 2.21) has been characterized by varying the voltage
from 0 to 4 V . Figure 2.22 presents the DC characteristic of a TLM structure.
The total resistance has been measured in ohmic regime at VDS = 0.5 V . Figure 2.23 shows
the evolution of the total resistance as a function of the inter electrode distance d.
According to equations (2.14) and (2.15), the contact resistance, RC , the sheet resistance, R, and
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Figure 2.22: I-V characteristic of TLM structure
the transfer length, LT , have been extracted and the typical values are reported in Table 2.6.
Figure 2.23: Resistance versus gap spacing and extraction of contact and sheet resistances from
TLM patterns with spacing of 2, 5, 10 and 20 µm
The low value of ohmic contact resistance RC is a good result for an alloyed ohmic contact
and an indicator of the maturity of the technological process. A sheet resistance (R) of 440 Ω/
is a typical result reecting the good quality of the epitaxial layers.
2.4.2.2 Impact of device geometry on static performances
In order to analyze the eect of the gate length, the drain-source distance and the gate-source
distance on the component performances, we carried out a measurement campaign of on HEMTs
of dierent topology. This section illustrates the impact of device geometry especially on the drain
current saturation, IDSS , the maximum transconductance, GMMAX , the resistance RDS and the
threshold voltage, VTH .
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Table 2.6: Contact and sheet resistances of AlGaN/GaN MOCVD technology
Parameters AlGaN/GaN MOCVD technology
RC (Ω.mm) 0.61
R (Ω/) 440
LT (µm) 1.25
The comparison of the results obtained as a function of the topology of the transistors presen-
ted in Figure 2.24 and 2.25 shows that the gate length, the drain-source distance and the gate-drain
distance have a non-negligible impact on the static characteristics. As it can be seen, decreasing
the gate length increases the drain current and consequently the transconductance peak value, and
decreases the RDS resistance and the threshold voltage leading to an improvement of the device
performances. In particular, we can notice:
- At a xed value of the gate length, the drain current and the extrinsic transconductance
increases when the drain-source distance is decreasing. For instance, at LG = 75 nm, when LDS
varies from 5.5 to 1.5 µm, the drain current saturation changes from 0.86 to 1 A/mm, and the
extrinsic transconductance changes from 0.29 to 0.34 S/mm which represent an increase of 16 %
and 17 % respectively.
- At a xed the drain-source distance (varying as LGD), the drain current and the extrinsic
transconductance increases when the gate length is decreasing. For instance, at LDS = 5.5 µm,
when LG varies from 150 to 75 nm, the drain current saturation changes from 0.81 to 0.9 A/mm,
and the extrinsic transconductance changes from 0.26 to 0.3 S/mm, which represents an increase
of 11 % and 15 % respectively.
- The drain current saturation IDSS and the transconductance GM are all the more high as the
gate is close to the drain (LGS=Cst). It is therefore necessary to reduce the distance between the
source and the drain contacts in order to benet of the maximum current density, while minimizing
the transit times of the carriers.
Shorter LG reduces the size of transistor and then increases the current density. Moreover,
the path length traversed by the electrons decreased. It provides less resistance and lower surface-
roughness scattering which leads to a higher transconductance and mobility. As the gate length
will decrease, the performance will be better.
2.4.3 AlGaN/GaN MBE technology
2.4.3.1 Analysis of the dispersion of electrical characterization
Twenty three devices and four TLMs grown by MBE have been characterized and will be presented
in the next subsections. There are few devices available compared to the rst technology owing
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Figure 2.24: Impact of device geometry on drain current saturation of AlGaN/GaN MOCVD
technology
Figure 2.25: Impact of device geometry on maximum transconductance of AlGaN/GaN MOCVD
technology
to the manufacturing eciencies and many technical problems encountered during measurement.
These measurements were carried out in order to study the electrical behavior and the dispersion
of the electrical parameters of the studied transistors along the wafer. Table 2.7 summarizes the
number of characterized devices per geometry.
The wafer map of AlGaN/GaN MBE technology is shown in Figure 2.26.
The transistors under tests have a total width of 2×50 µm, a drain-source distance of 2.65 µm,
a gate-source distance ranging from 1.13 to 1.23 µm and a gate length of 75 or 100 or 150 nm.
• Gate Schottky diode characteristics
Figure 2.27 (a) shows the transistor gate current as a function of the gate-source voltage VGS
of transistors with dierent geometry (dierent LG and LGS ) at a drain-source voltage VDS of 0 V
while VGS was swept from −15 V to 2.5 V , while Figure 2.27 (b) shows IGS -VGS characteristic
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Table 2.7: Number of characterized devices per geometry
Device geometry
N°of characterized devices
LG (nm) LGS (µm)
75
1.18 2
1.23 4
100
1.15 2
1.2 5
150
1.13 3
1.18 7
Figure 2.26: Wafer map of AlGaN/GaN MBE technology
of three typical transistors having the same geometry (LG = 150 nm, LGS = 1.18 µm) in the same
conditions.
Figure 2.27: IGS-VGS characteristics of (a) MBE transistors with dierent geometry (le), and (b)
three 1.18 µm gate-source distance and 150 nm gate length MBE HEMTs
The resulting value of the eective barrier height and the ideality factor obtained according
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to equations (2.7) and (2.8), and the gate leakage current IGINV are reported in Table 2.8.
Table 2.8: Barrier height, ideality factor and IGINV of AlGaN/GaN MBE technology
Parameters AlGaN/GaN MBE technology
φB (eV ) 0.55 ± 0.15
η 4.54 ± 1
IGINV (A/mm) @ VGS = −15 V 126× 10−4 ± 123× 10−4
Figure 2.27 (b) shows that a small dispersion is noticed for the three samples of the same
geometry.
• Drain output characteristics
IDS versus VDS for transistors with dierent geometry at VGS ranging from -5 V to 0 V is
shown in gure 2.28 (a), and three samples with the same geometry (LG = 150 nm, LGS = 1.18 µm)
is shown in gure 2.28 (b).
Figure 2.28: IDS-VDS characteristics of MBE transistors with dierent geometry (a), and three
1.18 µm gate-source distance and 150 nm gate length MBE HEMTs (b)
Using gure 2.28 (a), the drain current saturation IDSS , RDS resistance and aspect ratio are
given in Table 2.9.
Table 2.9: Barrier height, ideality factor and aspect ratio of AlGaN/GaN MBE technology
Parameters AlGaN/GaN MBE technology
LG (nm) 75 100 150
IDSS @ VGS = 0 V 0.82 ± 0.03 0.72 ± 0.04 0.62 ± 0.04
RDS (Ω.mm) 1.6 ± 0.4 2.87 ± 0.3 3.8 ± 0.5
Aspect ratio LG/tbar 7.5 10 15
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Figure 2.28 (b) shows that the output characteristics of the aforementioned three samples are
not superposed for VGS from -5 V to 0 V . A small dispersion is noticed.
From the table 2.9, we can deduce that the short channel eects are negligible for HEMTs with
LG of 150 nm, low for HEMTs with LG of 100 nm and more present for HEMTs with LG of 75 nm.
• Transfer and transconductance characteristics
The measured current and transconductance characteristics of devices with dierent geometry
are shown in Figure 2.29 (a) and of those of three aforementioned devices with the same geometry
are shown in gure 2.29 (b). VGS is varying from -6 V to 0 V at a xed VDS voltage of 4 V . The
transfer characteristic exhibited a peak GMMAX of 0.38 ± 0.03 S/mm at the bias point (-1.2 V ,
4 V ) and a threshold voltage VTH of −1.95± 0.15 V .
Figure 2.29: IDS −GM (VGS ) characteristics of (a) MBE transistors with dierent geometry, and
(b) three 1.18 µm gate-source distance and 150 nm gate length MBE HEMTs
The ON and OFF drain currents (a) of devices with dierent geometry and (b) of the three
aforementioned devices with the same geometry are plotted between drain current, in log scale in
2.30.
The resulting parameters value from the gure 2.29 (b): GMMAXat the bias point VGS (-1.1 ±
0.2 V , 4 V ), the threshold voltage VTH ON-OFF ratio are reported in Table 2.10.
Figure 2.29 (b) shows IDS-GM versus VGS characteristics for VDS = 4 V of previous men-
tioned samples that are not superimposed.
All the DC characteristics of the 1.18 µm gate source distance and the 150 nm gate length
samples are not superimposed. The same results were depicted for samples of other geometry.
Therefore, a dispersion of about 1 to 3 % is noticed.
The most homogenous 14 devices were selected for RF measurements and next accelerated
aging tests.
• TLM characterization
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Figure 2.30: Logarithmic plot of IDS-Gm (VGS ) characteristics (a) of MBE transistors with
dierent geometry, and (b) three 1.18 µm gate-source distance and 150 nm gate length MBE HEMTs
Table 2.10: Maximum transconductance, threshold voltage and ON-OFF ratio of AlGaN/GaN MBE
technology
Parameters AlGaN/GaN MBE technology
LG (nm) 75 100 150
GMMAX (mS/mm) @
VDS = 6 V
0.4 ± 0.01 0.38 ± 0.02 0.32 ± 0.03
VTH (V ) @ VDS = 6 V -2.05 ± 0.05 -1.9 ± 0.05 -1.8 ± 0.05
ION/IOFF 10
4.1 ± 100.7
Transfer length method (TLM) structure with contact separations of 2, 5, 10 and 20 µm, total
width of 100 µm and layout similar to HEMT grown by MBE was characterized (Figure 2.31).
Figure 2.31: An optical image of TLM mask of MBE technology
Figure 2.32 presents DC characteristic of a TLM structure.
It can be seen that the ohmic regime occurs especially for short lengths, that is why we have
extracted the parameters of the TLM resistance at VDS = 0.5 V .
A typical TLM extraction which gave an average value of contact resistance, RC , of 0.67 Ω.mm, a
sheet resistance, R, of 237 Ω/, of and transfer length, LT , of 2.75 µm, according to equations
(2.14) and (2.15) is depicted in Figure 2.33 and Table 2.11. Measured ohmic contact resistance (RC )
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Figure 2.32: I-V characteristic of TLM structure
and sheet resistance (R) are found good.
Figure 2.33: Measured resistance versus gap spacing and extraction of contact and sheet
resistances from TLM patterns with the spacing of 2, 5, 10 and 20 µm
2.4.3.2 Impact of device geometry on static performances
Figure 2.34, gure 2.35, gure 2.36 and 2.37 show the results of the drain current saturation,
IDSS , the maximum transconductance, GMMAX , the resistance RDSand the threshold voltage,
VTH respectively. They are obtained as a function of the topologies of the transistors.
It’s clear that the gate length, the gate-source distance and the gate-drain distance have a non-
negligible impact on the static characteristics.
As it can be seen, decreasing the gate length increases the drain current and consequently the
transconductance peak value, decreases the resistance RDS and leads to a negative shi of the
threshold voltage. In particular, we can notice:
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Table 2.11: Contact and sheet resistances of AlGaN/GaN MBE technology
Parameters AlGaN/GaN MBE technology
RC (Ω.mm) 0.67
R (Ω/) 237
LT (µm) 2.75
- At a xed value of the gate length, the drain current and the transconductance increases with the
gate-source distance increasing. For instance, at LG = 75 nm, when LGS varies from 1.13 to 1.18 µm,
the drain current saturation changes from 0.65 to 0.8 A/mm, and the extrinsic transconductance
changes from 0.37 to 0.42 S/mm, representing increase of 23 % and 13 % respectively.
- At a xed value of the gate-source distance (varying inversely as LGD), the drain current and the
transconductance increases with the gate length decreasing. For instance, at LGS = 1.18 µm, when
LG varies from 150 to 75 nm, the drain current saturation changes from 0.65 to 0.8 A/mm, and
the extrinsic transconductance changes from 0.36 to 0.42 S/mm, which represents a decrease of
23 % and 16 % respectively.
- The drain current saturation IDSS and the transconductance GM are all the more high as the gate
is close to the drain for a xed LDS . It is why it is necessary to reduce the gate-source distance
and the drain-source distance to achieve maximum current density, while minimizing the transit
times of the carriers.
Figure 2.34: Impact of device geometry on drain current saturation of AlGaN/GaN MBE technology
2.4.4 Comparison between both technologies
Table 2.12 summarizes key parameters comparison between both technologies reported in this
study.
To give complementary insights, Figure 2.38 shows input characteristics of both technologies.
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Figure 2.35: Impact of device geometry on maximum transconductance of AlGaN/GaN MBE
technology
Figure 2.36: Impact of device geometry on on resistance RDS of AlGaN/GaN MBE technology
Figure 2.37: Impact of device geometry on threshold voltage of AlGaN/GaN MBE technology
Figure 2.39 shows output characteristics of both technologies, the IDS characteristic of the
MBE technology is found very at in saturation regime even though its current IDS (A/mm) is
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Table 2.12: Main electrical parameters extracted of AlGaN/GaN MOCVD and MBE technologies
Parameters AlGaN/GaN MOCVD technology AlGaN/GaN MBE technology
W (µm) 2× 25 2× 50
LDS (µm) 1.5/2.5/3./4.5/5.5 2.65
LGS (µm) 0.6 1.13/1.15/1.18/1.2/1.23
LG (nm) 75 100 150 75 100 150
IDSS (A/mm)
@ VGS = 0 V
0.96
±
0.04
0.9 ±
0.02
0.83
±
0.03
0.82
±
0.03
0.72
±
0.04
0.62
±
0.04
RDS (Ω.mm) 1.86
± 0.5
3.13 ±
0.3
3.6 ±
0.3
1.6 ±
0.4
2.87
± 0.3
3.8 ±
0.5
GMMAX
(mS/mm) @
VDS = 6 V
0.31
±
0.02
0.29
±
0.01
0.27
±
0.01
0.4±
0.01
0.38
±
0.02
0.32
±
0.03
VTH (V ) @
VDS = 6 V
-3.9
±
0.05
-3.8
±
0.04
-3.7
±
0.05
-2.05
±
0.05
-1.9 ±
0.05
-1.8 ±
0.05
φB (eV ) 0.68 ± 0.025 0.55 ± 0.15
η 2.54 ± 0.25 4.54 ± 1
IGINV
(A/mm) @
VGS = −15 V
8× 10−5 ± 5× 10−5 126× 10−4 ± 123× 10−4
RC (Ω.mm) 0.6 ± 0.1 0.6 ± 0.1
R (Ω/) 435 ± 6 240 ± 20
LT (µm) 1.25 ±0.15 2.75 ± 0.2
Figure 2.38: Comparison of IGS-VGS characteristics of MOCVD grown HEMT (LG = 75 nm,
LGS = 0.6 µm, LDS = 1.5 µm) and MBE grown HEMT (LG= 100 nm, LGS = 1.15 µm, LDS =
2.65 µm)
100 chapter 2
lower. Furthermore, for MOCVD technology we can distinguish a small kink eect.
Figure 2.39: Comparison of IDS-VDS characteristics of MOCVD grown HEMT (LG = 75 nm,
LGS = 0.6 µm, LDS = 1.5 µm) and MBE grown HEMT (LG= 100 nm, LGS = 1.15 µm, LDS =
2.65 µm)
Figure 2.40 shows the drain current and the transconductance characteristics for both tech-
nologies. The peak value of the transconductance is found higher for MBE-grown HEMT and the
threshold voltage VTH is found lower for MOCVD devices.
Figure 2.40: Comparison of IDS-GM (VGS ) characteristics of MOCVD grown HEMT (LG = 75 nm,
LGS = 0.6 µm, LDS = 1.5 µm) and MBE grown HEMT (LG= 100 nm, LGS = 1.15 µm, LDS =
2.65 µm)
As previously shown, the ohmic contact resistance (RC ) and the sheet resistance (R) are found
excellent for both technologies. As reported in Table 2.12 , ohmic contacts of MBE devices present a
comparable contact resistance, RC , and lower resistance, R, than that of MOCVD devices. Thus,
MBE technology provides HEMTs with best epitaxial quality and best conduction property [48].
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2.5 RF characterization and parameter extraction
The small signal microwave characteristics were evaluated at IEMN Lille using a Keysight vector
network analyzer (E8361A). To assess the high frequency performances of GaN HEMTs, microwave
S-parameter measurements were performed from 500 MHz to 67 GHz.
It is possible to model the device by a linear quadripole or by a SIJ parameter matrix. The
electrical modeling of a HEMT device is obtained through the elaboration of an equivalent circuit
model as shown in Figure 2.41.
Figure 2.41: Small signal equivalent circuit model of the HEMT
RS and LS are the source access resistance and the source inductance respectively. Similarly,
RD, RG, LD and LG correspond to the resistances and inductances of the drain and gate electrodes.
The elements CGS , CGD and CDS represent the capacitance between gate-source, gate-drain and
drain-source respectively.
The high-frequency performances of any microwave transistor are usually assessed by two
small-signal gures-of-merit, which are the maximum oscillation frequency fMAX and the current
gain cuto frequency fT . The current gain cuto frequency (fT ) is dened at the frequency where
the current gain |H21| is equal to 0 dB. Several couples of polarization points (VGS , VDS ) have
been investigated so as to be positioned around the maximum of transconductance (optimum
polarization point previously dened during the static measurements) for detecting the maximum
cut-o frequency and the maximum oscillation frequency of the component.
The transmission hybrid parameter (H21) is:
H21 =
−2S21
(1− S11)(1 + S22) + S12S21
(2.16)
H21 =
Iout
Iin
(2.17)
From the various intrinsic and extrinsic elements of the equivalent circuit model, the expres-
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sion of the cuto frequency of the current gain is governed by equation:
WR = 2πfT =
GM
CG
=
GM
CGS + CBG + CGD
(2.18)
The maximum oscillation frequency (fMAX ) is the highest operating frequency beyond which
a transistor is not able to amplify power, it is derived as:
fMAX =
√
fT
8πRGCGD
(2.19)
It is dened as the frequency at which the unilateral power gain |U| is unity or 0 dB. Con-
sequently, fMAX is an important gure-of-merit to assess potentialities for high-frequency analog
applications.
Where unilateral gain (U) is expressed as [49]:
U =
1
2
|S21S12 − 1|
2
kS21S12 −Re
(
S21
S12
) (2.20)
Calibration of the measurement system is necessary to determine systematic errors through
a series of measurements on a calibration structure. In this case, an LRRM (Line-Reect-Reect-
Match) calibration is performed [50]. Thus calibration permits to correct the errors introduced
by the interconnection elements between the measured device and the end of the measurement
probes. Aer calibration, the reference plane is found at the level of the measurement pads. In
turn, the de-embedding operation consists in shiing the electrical reference planes closer to the
device under test in order to subtract unwanted contributions.
The Open-Short de-embedding technique consists in measuring on wafer the S parameters
of the components under test as well as those of the Open and Short patterns with the same
topology. An Open structure is an open circuit allowing to characterize the capacitive eects of all
the accesses while a Short structure allows to take into consideration the capacitive, resistive and
inductive eects of these same access lines.
The Open Short method was chosen to implement de-embedding. This procedure consists
in eliminating the contribution of certain parasitic measured elements, namely the access lines and
the contact pads, by applying a so-called peeling method.
Aer the de-embedding procedure, the frequencies fT and fMAX were evaluated from the
extrapolation by a slope of -20 dB/dec [49] of the gain of current |H21| and of unilateral gain of
Mason |U |. Noting that there is another denition for fT by using the Gummel method [51], where
fT is extracted from the inverse of the low frequency slope of 1H21 .
Through these equations (fT and fMAX ), the improvement of the components performances
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requires, among other things, the reduction of the parasitics, namely the parasitic access resist-
ances, the output conductance 1RDS likely to contribute to the drastic drop of frequency perform-
ances as well as parasitic capacitances CGS and CGD.
Microwave power measurements will not be carried out on these technologies due to the
excessive losses observed in the epitaxial structure which essentially limit the performances in-
dicators such as power gain and energy eciency (PAE). Estimated output power (Pout,max) can be
determined using the following equation:
Pout,max =
∆ID∆IV
8
=
IMAX(Vbreakdown − Vknee)
8
(2.21)
A "load line" is drawn on gure 2.42 between the two extreme points IMAX and Vbreakdown.
For both technologies under study, Vbreakdown is of the order of 70 V .
Figure 2.42: Output characteristic IDS (VDS ) of a Class A power amplier and load line
2.5.1 AlGaN/GaN MOCVD technology
Figure 2.43 shows the evolution of the current Gain |H21| and the unilateral power gain |U |
versus frequency of a typical sample which has a total width of 2× 25 µm, a gate-source distance
of 600 nm, a drain-source distance of 5.5 µm and a gate length of 100 nm, at the bias point
corresponding to the maximum of transconductance previously determined. The extrapolation by
a slope of -20 dB/dec leads to evaluate the cuto gain frequency and the maximum oscillation,
fT and fMAX which are 50 GHz and 75 GHz respectively at VGS = 2.6 V and VDS =4 V . The
output power is estimated using equation 2.21 to be 8.12 W/mm (26 dBm).
2.5.1.1 Impact of device geometry on RF performances
As for the analysis of the static performances of the components, a study of the microwave per-
formances evolution with the dierent gate lengths, gate-source distances and gate-drain distances
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Figure 2.43: The evolution of the current Gain |H21| and unilateral power gain |U| versus
frequency of a typical MOCVD HEMT (LG = 100 nm, LDS = 5.5 µm)
was carried out. The table 2.13 summarizes the main results obtained: the current gain cuto and
the maximum oscillation frequencies for dierent geometries of AlGaN/GaN MOCVD technology.
The extraction of fT and fMAX from HEMTs of dierent geometry shows that the decrease
of the gate length is accompanied by an increase of fT and fMAX . This means that the cut-o
frequency scales almost linearly with the inverse of the gate length down to LG = 75 nm.
Improving the power-frequency performances of transistors does not depend only on tech-
nological improvements (such as reduction of gate length, passivation, etc.). An additional and
crucial point is to reduce the thickness of the barrier separating the gate of the channel as the gate
length decreases in order to reduce the transit time of the electrons under the gate and thus to
reach higher operating frequencies. This must be done while maintaining an ecient control of the
carriers under the gate, in which case there appear phenomena such as the "short channel eect"
or, "punch through", which cause rapid increase of the subthreshold drain leakage current and it
is oen interpreted as the device breakdown voltage [52, 53], due to the low back connement of
the electrons in the channel.
From Table 2.13, it can be noted that for a LDS distance of 5.5 µm, the cut-o frequency fT
varies from 40 GHz when LG = 150 nm to 55 GHz when LG = 75 nm which is an increase of
37 % and the maximum oscillation frequency varies from 54 GHz when LG = 150 nm to 78 GHz
when LG = 75 nm which is an increase of 44 %.
Considering the obtained results, the reduction of the gate length LG and the drain source
distance LDS have allowed a signicant improvement in the current gain cut-o frequency and the
maximum oscillation frequency due to the decreasing capacitive eects as expected [54, 55].
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Table 2.13: The cuto frequency and the maximum oscillation for AlGaN/GaN MOCVD HEMTs of
dierent geometry
W (µm) LG (nm) LDS (µm) FT (GHz) FMAX (GHz)
2× 25 75
1.5 80 100
2.5 68 92
3.5 60 84
4.5 57 81
5.5 55 78
100
2.5 63 82
3.5 58 78
4.5 54 70
5.5 50 75
150
2.5 48 64
3.5 47 62
4.5 44 59
5.5 40 54
2.5.2 AlGaN/GaN MBE technology
Figure 2.44 shows the evolution of the current Gain |H21| and unilateral power gain |U| versus
frequency of a typical device which has a total width of 2×50 µm, a gate-source distance of 1.15 µm,
a drain-source distance of 2.65 µm and a gate length of 100 nm at the bias point corresponding
to the maximum of the transconductance previously determined. A value of fT of 40 GHz and a
value of fMAX of 70 GHz were obtained at VDS = 4 V and VGS = −1.2 V . The output power is
estimated to be 7.11 W/mm (28.52 dBm).
Figure 2.44: The evolution of the current Gain |H21| and unilateral power gain |U| versus
frequency of a typical MBE HEMT (LGS = 1.15 µm, LG = 100 nm)
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2.5.2.1 Impact of device geometry on RF performances
The Table 2.14 summarizes the main results obtained of cut-o frequency and maximum oscillation
frequency for devices with dierent geometry.
Table 2.14: The cuto and the maximum oscillation frequencies for AlGaN/GaN MBE HEMTs of
dierent geometry
W (µm) LG (nm) LDS (µm) FT (GHz) FMAX (GHz)
2× 50
75
1.18 52 78
1.23 55 80
100
1.15 40 70
1.2 53 79
150
1.13 38 60
1.18 40 65
Measurements of S parameters were made up to 67 GHz. The current gain modulus and
the unilateral gain of Mason (U) were measured as a function of the frequency on the dierent
transistors. A cut-o frequency fT of 50 GHz and a maximum oscillation frequency fMAX of
78 GHz were obtained on the smallest gate length of 75 nm and a gate-source spacing of 1.23 µm.
Reducing the gate length LG allowed an improvement in the cut-o frequency and the maximum
oscillation frequency.
2.6 Conclusion chapter 2
In the rst part of this chapter, a description of the devices under test and the key technological
steps has been discussed. Another part of this chapter presents the electrical characteritics of
HEMT components issued from AlGaN/GaN HEMT MOCVD technology and AlGaN/GaN HEMT MBE
technology. The measurements consisted of the standard DC and RF measurements. The DC
characteristics were carried out in order to study the electrical behavior and the dispersion of the
electrical parameters of the studied transistors Then, RF characterization was carried out in order
to assess high frequency performances.
This study allows to evaluate the impact of the geometry on the component performances
so as to determine the optimum topology in terms of gate length, gate-source distance and drain-
source distance and nally to obtain the best performances in both static mode and in terms of
cut-o frequencies.
HEMT grown by MOCVD were compared with HEMT grown by MBE. Results indicated that
devices grown by MOCVD exhibit larger saturation drain current, IDSS , cut-o frequency, fT and
maximum oscillation frequency, fMAX , especially at shorter gate lengths, primarily because the
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improved carrier connement reduces short channel eects. The 2D electron gas density increases
with the aluminum content, the addition of a very thin layer AlN (1nm) between the channel and
the barrier layer [56] and the addition of a cap layer to the surface of AlGaN layer [57].
The measurements described in this chapter aimed to check the DC and dynamic electrical
behavior of the devices and the performance homogeneity of the transistors within the wafers. A
reliability campaign to test the devices will be investigated in the following chapter.
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Chapter 3
SOA evaluation by "step stress"
accelerated aging tests
3.1 Introduction
Aer the measurements dedicated to characterize the DC and dynamic electrical behavior of the
devices and to evaluate the performance homogeneity of the transistors within the wafers, it has
been possible to assess the reliability of the devices by performing DC step stresses.
This chapter presents a reliability study as a function of the drain and gate bias conditions for
dierent geometries of AlGaN/GaN HEMTs. It focuses on the Safe Operating Area (SOA) of the HEMT
technology by experimentally determining the boundary of the maximum voltage and conduction
current sustained by the HEMT when biased in DC conditions.
At the beginning of this chapter, the methodologies used for evaluating the SOA of GaN
HEMTs on silicon substrate are presented. Then, DC accelerated aging tests results are detailed
and discussed, including the identication of degradation signatures and the determination of the
maximum values of DC bias voltages. Then, the critical degradation voltage variation with device
geometry is studied. The last part of this chapter is devoted to the analysis of TLMs aer aging
tests.
3.2 "Step Stress" aging on AlGaN/GaN MOCVD technology
The “step stress” aging on AlGaN/GaN HEMTs consists in carrying out DC aging sequences under
gate-source voltage bias in "on-state" (at VGS = 0 / -1 / -2 / -3 V) or "o state" (at VGS = - 4 V)
conditions while VDS is stepped up from 5 V to a higher voltage increasing by 5 V step.
During this experiment, diculties encountered were mainly technical problems such as os-
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cillations of devices manufactured on MBE technology. Many experiments have been done in order
to stabilize currents such as adding bias tees on the gate and drain sides or a ferrite but without
any result. For this reason, the reliability study only focuses on the MOCVD technology.
3.2.1 Test bench
The electrical characterizations before and aer aging tests are carried out by HP 4142B modular
DC monitor. The experimental setup used for aging tests under DC electrical constraints is based
on a BILT system BE100 providing electrical polarization to the transistors transferred on the test
base station. This test bench is controlled by a PC using the "EASY STRESS" soware as shown
in 3.1.
Figure 3.1: Accelerated aging test bench
BILT is a modular test system, which primary purpose is the generation of high quality
of programmable power source for test benches. The management of the bench is ensured by
dierent hardware and soware entities (Figure 3.2). The BILT system makes it possible to polarize
at most ve transistors at the same time with dierent polarization conditions. In our case, as the
accelerated aging test is directly performed on wafer, it is possible to polarize with contact probes
only one transistor at a time.
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- The "Easy Stress" PC soware allows to control the BILT chassis for the aging tests
The Figure 3.2 illustrated the BILT system description.
Figure 3.2: BILT System Description
Easy Stress is a soware for controlling a BILT chassis network for accelerated aging tests
of electronic components in static continuous operation. Once the test is launched, the chassis is
autonomous. It manages a time counter, the measurement traces, the monitoring of the thresholds
on the measurements, and so on.
BILT DC sources performances are achieved thanks to the following choice of ranges; e.g:
- For the BE515 module that polarizes the transistor gate, 8 current ranges from 6.25 µA to
200 mA full scale, and 4 voltage ranges from 5 to 40 V .
- For the BE525 module that polarizes the drain transistor, 8 current ranges from 10 to 2 A
full scale, and a ± 60 V voltage range.
The measurement resolution and precision for current ranges of the BE515 module are reported
in table 3.1.
3.2.2 Description of the 1st methodology
The methodology consists in carrying out DC aging sequences under voltage bias. Each aging
sequence is dened by a couple of polarization points (VGS , VDS ). An aging sequence is composed
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Table 3.1: Summary of parameter extraction results of TLMs
Ranges ±6.25
µA
±25 µA ±125 µA ±500
µA
±2.5mA ±10 mA ±50 mA ±0.2 A
Resolution 1.6 nA 6.6 nA 33 nA 131 nA 0.66 µA 2.6µA 13µA 53µA
Precision 19 nA 78 nA 375 nA 1.5µA 7.5µA 30µA 150µA 600µA
of several aging steps: VDS is stepped up from 5 V to a higher voltage increasing by 5 V step
while maintaining the VGS voltage constant. Each step is held for 5 or 15 minutes at a xed
drain voltage and the drain and gate currents are recorded during the whole aging sequence. The
sampling frequency is 1 kHz. The device DC characteristics are measured before and aer the
aging sequence. Some components are submitted to the DC aging sequences until a signicant
degradation occurs in order to dene their maximum operating conditions and the associated
degradation criterion. For the rest of this chapter, let us note the aging conditions as shown in the
following table.
Table 3.2: Step-stress VGS aging conditions and their notations
Notation Aging conditions
A VGS = 0 V
B VGS = -1 V
C VGS = -2 V
D VGS = -3 V
E VGS = -4 V
3.2.2.1 On-state step stress tests
On-state degradation tests are carried out by means of the step stress strategy in condition A
(at VGS = 0 V ), increasing drain voltages until device failure is reached. Figure 3.3 shows a
representative result of the evolution of IDS and IGS currents measured during the aging sequence
of a 75 nm gate length and 4.5 µm drain-source distance HEMT, with the drain voltage increased
from 5 V to 25 V by step of 5 V every 5 minutes.
It is noted that a decrease of IDS and IGS currents is associated with the increase of the bias
condition VDS from one step to another. If this decrease of IDS is considered as a degradation,
it means that the drain current should increase according to the IDS-VDS characteristic except
if its decrease is due to thermal eects at high VDS . Then, it is not possible to conclude on the
IDS degradation without comparing the IDS-VDS characteristic up to 25 V measured before and
aer the stress sequence but these measurements could possibly induce degradation in the device
3.2. "STEP STRESS" AGING ON ALGAN/GAN MOCVD TECHNOLOGY 119
Figure 3.3: Results of a step-stress experiment carried out on a HEMT with a gate length of
75 nm and a drain-source distance of 4.5 µm. The gate voltage is xed in condition A (at VGS =
0 V ), while the drain voltage is increased by 5 V every 5 minutes.
under test.
The gradual evolution of IDS and IGS is observed as a function of the aging time until a
signicant decrease of the gate and drain currents is recorded during the step at VDS = 25 V .
There are also oscillations of the gate current during the last step at VDS = 25 V . Then, a
catastrophic degradation occurred for VDS > 25 V as shown in gure 3.4.
Figure 3.4: Optical image of a device before stress and aer a catastrophic degradation
3.2.2.2 O-state step stress tests
O-state degradation tests are carried out by means of the step stress strategy with VGS = -4 V.
Increasing drain voltages are applied to the devices, until failure is reached. Figure 3.5 shows a
representative result of the gate and the drain currents evolution during the aging sequence of a
150 nm gate length and 2.5 µm drain source distance HEMT, when the drain voltage is increased
from 5 V to 60 V by step of 5 V every 5 minutes. As expected, increasing the VDS bias voltage
involves the increase of the gate and drain currents.
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As illustrated in 3.5, in o-state mode in condition E (at VGS = -4 V ), we can reach VDS = 60
V (which is the voltage range limit of the BE525 module) without any degradation for this typical
device.
The recording of the gate current is noisy: this is due to the resolution of the measurement
which is of the same order of magnitude of the gate current. In this case, the gate current of the
device was low enough to consider that its evolution is not signicant.
Figure 3.5: Results of a step-stress experiment carried out on a HEMT with a gate length of 150
nm and a drain-source distance of 2.5 µm. The gate voltage is xed in condition E (at VGS =
-4 V ), while the drain voltage increases by 5 V every 5 minutes
We have shown the results of aging tests, which have been carried out by sweeping up the
drain-source voltage of the device, until a sudden decrease in drain current is detected. However,
this method can be destructive and its major disadvantage is that it is dicult to analyze the
gradual degradation of the device and to conclude except in the case of catastrophic failure.
Another method chosen to dene the maximum values of DC bias voltages will be described
in the following section.
3.2.3 Description of the 2nd methodology
The second methodology, based on two steps, has been dened for in-situ diagnosis of permanent
degradation of the HEMT DC characteristics. It consists in performing:
i) A burn-in in nominal conditions (VGS = 0, VDS = 5 V ) for 30 minutes in order to stabilize
the gate and drain currents. As shown in gure 3.6 for a typical component, aer 10 minutes the
currents stabilize.
ii) A sequence of step stress tests applied until a degradation criterion is reached. It is
composed of a stressful biasing for 5 or 15 minutes followed by a non-stressful biasing for 5 or 15
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minutes in nominal conditions. Then, the former sequence is repeated several times with more
severe drain-source bias conditions. The gure 3.7 shows the accelerated test prole. A typical
result of such accelerated test prole is shown in gure 3.8 for a 75 nm gate length and 5.5 µm
drain-source distance HEMT.
The bias conditions for the non-stressful steps, here VGS = 0, VDS = 5 V, are chosen not to
induce any permanent degradation. This is checked during the burn-in of the devices, where bias
conditions are generally the same as the one applied for non-stressful steps.
Figure 3.6: Example of burn-in in nominal conditions (VGS = 0, VDS = 5 V) for 30 minutes of a
75 nm gate length and 5.5 µm drain-source distance HEMT
Figure 3.7: Accelerated life test prole with a step duration of 5 min
We have dened the critical VDS degradation voltage such that the drain current decreases
by 10%. This criterion is chosen judiciously when the degradation is beginning. It is justi-
ed in order to be able to make the degradation diagnosis before a catastrophic failure oc-
curs. On the other hand, the degradation criterion must be signicant compared to the initial
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Figure 3.8: Example of drain current evolution versus time of a 75 nm gate length and 5.5 µm
drain-source distance HEMT during the step stress sequence in condition A (at VGS = 0 V ) with
VDS = 5 V ; 10; 5; 15; 5; 20; 5; 25; 5 V
dispersion of electrical parameters. As shown in chapter 2, the dispersion of the drain cur-
rent is about 3 %. The drain current degradation aer an aging sequence is calculated with
IDS value recorded at the beginning of initial and nal non-stressful 5 V steps. It is dened as:
∆ID
ID
=
IDinitial − IDfinal
IDinitial
(3.1)
Where ID initial and ID nal are the drain current of the rst 5 V step and the drain current
of the last 5 V step respectively when increasing the bias conditions (as shown in gure 3.8). Figure
3.9 shows the ow diagram of this methodology.
3.3 Aging test results
During the step stress sequence, several parameters such as the drain current decrease, the drain
current transient at VDS = 5 V and its amplitude, are identied. The evolution of these parameters
denes the “signature” of degradation mechanisms.
The purpose of this section is to analyze the eect of accelerated aging tests performed in
“on-state” and “o-state” regimes on the static electrical characteristics of the technology under
test and the associated physical mechanisms. Three to ve devices per geometry were investigated;
thus more than 40 devices were submitted to aging tests.
The rst part of this section is devoted to the identication of the degradation signatures.
Then, the static and permanent degradation is studied, through the analysis of I-V characteristics
evolution. The third part is devoted to the analysis of the transient degradation by determining
the time constant and the amplitude of the drain current transient.
3.3. AGING TEST RESULTS 123
Figure 3.9: Flow diagram of the methodology dened for in-situ diagnosis of the permanent
degradation during DC step aging tests
3.3.1 Identication of degradation signatures
3.3.1.1 On-state step stress tests
In the following, two typical examples are presented in on-state conditions. Figure 3.10 shows the
drain current versus time of a 75 nm gate length and 5.5 µm drain-source distance HEMT with
VDS bias swept from 10 to 25 V by step of 5 V in condition A (at VGS = 0 V) with a step duration
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of 5 minutes. Figure 3.11 shows the drain current versus time of another GaN HEMT of the same
geometry aged with VDS bias swept from 10 to 30 V by step of 5 V in condition B (at VGS = -1 V )
with a step duration of 5 minutes. These two devices present a low gate current before stress
(in the range of 4 µA). Then, with respect to the performances of the BILT module, the record of
the gate current was not signicant even at the end of the stress sequence. Consequently, we will
focus on the drain current evolution during aging sequences.
Figure 3.10: Drain current evolution versus time of a 75 nm gate length and 5.5 µm drain-source
distance HEMT during the step stress sequence in condition A (at VGS = 0 V)
Figure 3.11: Drain current evolution versus time of a 75 nm gate length and 5.5 µm drain-source
distance HEMT during the step stress sequence in condition B (at VGS = -1 V)
Figure 3.10 shows that drain current IDS at VDS = 5 V decreases by 12 % on the step at a
drain source voltage of 25 V in condition A (at VGS = 0). As for gure 3.10, gure 3.11 shows a
decrease of the drain current IDS at VDS = 5 V by 11 % on the step at a drain-source voltage of
30 V in condition B (at VGS = -1 V).
The same sequences have been carried out with step duration of 15 minutes as in the case of
the gure 3.12. It shows the drain current evolution versus time of a 75 nm gate length and 5.5
µm drain-source distance HEMT during the step stress sequence in condition B (at VGS = -1 V).
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Comparing the results shown in gure 3.11 (step of 5 minutes) and gure 3.12 (step of 15 minutes),
IDS decreases by 11 % aer a drain source voltage of 30 V in both cases. Therefore, the same
results were reproduced.
Figure 3.12: Drain current evolution versus time of a 75 nm gate length and 5.5 µm drain-source
distance HEMT during the step stress sequence in condition B (at VGS = -1 V)
The step duration is 15 minutes.
The advantage of this second aging test method proposed is the possibility to diagnose
permanent degradation without removing the device under test from the test bench and without
performing complete electrical characterization.
As shown in gures 3.10, 3.11 and 3.12 two degradation signatures can be identied:
i) Static and permanent degradation identied by the decrease of the drain current on suc-
cessive 5 V non-stressful steps. Drain current does not change at VDS = 5V until the critical value
of VDS voltage is applied (25 V in condition A and 30 V in condition B) from which the drain
current decreases sharply; IDS decreases by 12 % in condition A (at VGS = 0) and 11 % in condition
B (at VGS = -1 V).
ii) Intra-step degradation identied by a drain current transient on the unstressed step which
amplitude oen increases when the critical value of VDS voltage is reached. Many experiments
have been done to prove that this transient does not stem from the test bench. These drain current
transients reect trapping–detrapping phenomena which enhance during the aging sequence.
These degradations signatures will be detailed in sections 3.3.2 and 3.3.3.
3.3.1.2 O-state step stress tests
Figure 3.13 shows the drain and gate currents evolution versus time of a 75 nm gate length and 3.5
µm drain-source distance HEMT during a step stress sequence performed in o-state conditions
in condition E (at VGS = -4 V).
At the end of the sequence carried out in condition E (at VGS = -4 V) and VDS up to 60 V,
which is the limit of stress test setup, no degradation was detected. Indeed, the values of the
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Figure 3.13: Drain and gate currents evolution versus time of a 75 nm gate length and 3.5 µm
drain-source distance HEMT during the step stress sequence in condition E (at VGS = -4 V) with
step duration of 15 min and VDS = 5 V; 20; 5 V; 25; 5 V; 30; 5 V; 35; 5 V; 45; 5 V; 50; 5 V
gate and drain currents measured during the non-stressful steps at VDS = 5 V do not signicantly
change.
3.3.1.3 Inuence of VGS polarization
Other devices were stressed in conditions C and D, i.e. at VGS of -2 V and -3 V. The results are
summarized in table 3.3 and compared with results obtained in conditions A and B.
Table 3.3: Relationship between the critical VDS degradation voltage and the gate source voltage
at which devices are aged
Aging conditions VGS (V ) LG (nm) LDS (µm) % IDSdecrease at VDS = 5 V VDSdeg (V )
A 0 75 5.5 12±3 25
B -1 75 5.5 11±1 30
C -2 75 5.5 10±1 40
D -3 75 5.5 10±2 50
These results consolidate the fact that VDS degradation voltage at which the static and per-
manent degradation occurs, increases with VGS becoming more negative.
Drain current versus time of two HEMTs with the same topology (LG = 75 nm, LDS = 5.5 µm)
during the step stress sequences A (at VGS = 0) and B (at VGS = -1 V) is shown in gure 3.14.
As noticed in gure 3.14 the critical degradation voltage is all the more important as the
voltage VGS is negative; indeed, we assume that it is not only the electric eld that leads to the
degradation but rather more a combination of high current density and electric eld. Moreover, a
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Figure 3.14: Drain current evolution versus time of HEMTs (LG = 75 nm, LDS = 5.5 µm) during the
step stress sequences in condition A (at VGS = 0) and B (at VGS = -1 V)
high current density leads to an increase in temperature. Therefore, self-heating should contribute
as a degradation factor.
3.3.1.4 Cumulative eect during the step stress sequence
During the step stress sequences shown before, the amplitude of intra-step transients of the
unstressed step (5 V step) usually increases when a degradation is observed. It can be due to the
amplication of trapping eects. A further study was carried out by performing decreasing step
stress sequences and comparing them with increasing ones applied under the same conditions.
Figure 3.15 and gure 3.16 show the drain and gate currents evolution versus time of two
typical transistors having the same geometry (LG = 100 nm, LDS = 2.5 µm) during the step stress
sequence in condition A (at VGS = 0 V). The drain-source voltage is increased from 5 V to 25 V
(Figure 3.15) and in another sequence decreased from 25 V to 5 V (Figure 3.16). The comparison
of these two aging sequences leads to ensure if there is or not any cumulative eect during aging
sequence and then if there is an amplication of trapping eects.
As shown in gure 3.15, when the drain voltage of stressful step is increased up to 25 V, the
drain current value at 5 V steps decreases and the transient amplitude increases. The critical VDS
degradation value is observed at 25 V, at which the drain current decreases approximately by 11 %.
Figure 3.16 shows that the critical VDS degradation value is observed at the rst stressful step of
25 V, at which the drain current decreases sharply by 13 %. Then, in the VDS decreasing sequence,
the drain current value at 5 V steps increases and the transient amplitude decreases. Comparing
the aforementioned gures, we can notice that there is no cumulative eect during aging sequence
due to the relaxation during the 5 V steps.
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Figure 3.15: Drain and gate current evolution versus time of a 100 nm gate length and 2.5 µm
drain-source distance HEMT during the step stress sequence. The gate voltage is xed in
condition A (at VGS = 0 V), while the drain voltage is increased from 5 to 25 V by step of 5 V
every 5 minutes)
Figure 3.16: Drain and gate current evolution versus time of a 100 nm gate length and 2.5 µm
drain-source distance HEMT during the step stress sequence. The gate voltage is xed in
condition A (at VGS = 0 V), while the drain voltage is decreased from 25 V to 5 V by step of 5 V
every 5 minutes)
3.3.2 Static and permanent degradation
3.3.2.1 On-state step stress tests
In this section, we report representative results, obtained on a device with the shortest gate
length LG = 75 nm and LDS = 5.5 µm. Figure 3.17 shows a typical evolution of IDS (IGS )-VDS
characteristics before and aer the stress sequence performed under condition A (at VGS = 0) (see
Figure 3.10) where the drain current at VDS = 5 V decreases by 12 % during the stress sequence. In
attempt to identify the degradation mechanisms, we compare these characteristics with the ones
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measured aer a storage at room temperature during 24 hours.
(a)
(b)
Figure 3.17: IDS (IGS )-VDS characteristics of a 5.5 µm drain-source distance and 75 nm gate
length HEMT aged in condition A (at VGS = 0) before and aer stress and aer 1 day storage. IDS
(IGS )-VDS characteristics before stress on the top le
In gure 3.17, the observed shi of the IDS (IGS )-VDS characteristics reects the permanent
degradation of the gate and drain currents. Partial recovery of the drain and gate currents aer one-
day storage indicates that the degradation is also caused by trapping and detrapping mechanisms.
Electrons trapped by both the AlGaN barrier traps and the surface states under stress lead to
the partial recovery of device parameters when the stress is removed [1]. Chang et al. suggested
that the degradation and the recovery process is closely related to the states of native traps [2].
The degradation under on-state conditions and its partial recovery indicates that reducing the
initial trap concentration by proper processing technology is crucial in order to improve long term
stability. 3.17 shows a decrease of the drain current from 0.9 to 0.8 A/mm at VGS = 0 and VDS
= 15 V, this is oen attributed to crack formation [3], or electron trapping [4]. The gate current
increases by 4 order of magnitude from −8.4× 10−7 to −5× 10−3 A/mm at VGS = 0 V and VDS
= 15 V.
The decrease of IDS is associated to the increase of RDS by 5 % from 4.2 to 4.4 Ω.mm which
is not signicant compared to the dispersion of 3 % on virgin devices. RDS was dened as the
resistance between source and drain at VGS = 0 and VDS = 0.5 V. In addition, the decrease of IDS
is correlated with an increase of IGS as shown in gure 3.17. It indicates that the change of IDS
and IGS may have the same origin.
Figure 3.18 shows a typical evolution of IDS (GM )-VGS and IDS-VGS characteristics before
and aer the stress sequence in condition A.
Furthermore, the threshold voltage VTH was extracted before and aer stress using tangent
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(a) (b)
Figure 3.18: IDS (GM )-VGS characteristic of a 75 nm gate length and 5.5 µm drain-source distance
HEMT aged in condition A (at VGS = 0) before and aer stress in (a) linear scale and (b) log scale
method extrapolation. It is very slightly aected. Indeed, a slight shi is observed in the neg-
ative direction of about 2 %, which is not signicant compared to the dispersion of 1.5 % on
virgin devices. The saturation drain current IDSS decreases by 16 %. The peak position of the
transconductance curve is very slightly shied while its maximum GMMAX decreases by 20 %
at VDS = 4 V which could be mainly related to mobility degradation and/or source resistance
increase [5]. In addition, the current below the threshold increases from 6.5 × 10−6 to 4 × 10−3
A/mm as shown in gure 3.18 (b). In other studies, it has been reported that defects located in the
gate-drain access region are strongly aecting the transconductance but only weakly the threshold
voltage [6,7]. Figure 3.19 shows a typical evolution of IGS −VGS characteristic before and aer the
stress sequence carried out in condition A.
Figure 3.19: IGS − VGS characteristic of a 75 nm gate length and 5.5 µm drain-source distance
HEMT aged in condition A (at VGS = 0) before and aer stress
As shown in gure 3.19, the gate leakage has increased; IGINV at VGS = -15 V increases from
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7 × 10−5 to 2 × 10−4 A. Furthermore, the Schottky barrier height φB and the ideality factor η
are extracted to analyze the reason for the increase of the gate leakage current. It appears a
lower barrier height and a higher ideality factor. This is probably due to the fact that some gate
leakage mechanisms other than the thermionic emission mechanism become dominant with the
stress (as the drain-source voltage rises). The ideality factor η increases by 80 % from 2.33 to 4.21
and the Schottky barrier height has reduced by 30 % from 0.66 eV to 0.47 eV aer the stress
sequence. Thus, a degradation of the Schottky contact is observed. Del Alamo et al. have shown
under high voltage electrical stress that the drain current reduces, RDS increases, the gate leakage
current increases, and suggested that this was due to defects generated in AlGaN barrier [8]. This
may also be due to inverse piezoelectric eect as a result of applied high electric eld [8–10],
a defect generation and the percolation process [11, 12], or to electrochemical reactions occurring
at the surface [13], In addition, several authors [12, 14] indicated that the most important failure
mode is the increase in the gate leakage current, which can be particularly detrimental in power
applications, where leakage must be kept as low as possible to limit power losses. More detailed
investigations are needed to identify the degradation mechanisms and modes, to understand if
failure is due to the process or epitaxy related problems.
3.3.2.2 O-state step stress tests
Representative results, obtained on a device with the shortest gate length LG = 75 nm and LDS =
3.5 µm is reported in the following gures. Figure 3.20 shows a typical evolution of IDS (IGS )-VDS
characteristics before and aer the stress sequence performed under condition E (at VGS = -4 V)
(see gure 3.13).
Figure 3.20: IDS (IGS )-VDS characteristics of a 75 nm gate length and 3.5 µm drain-source
distance HEMT aged in condition E (at VGS = -4 V) before and aer stress
Figure 3.21 shows a typical evolution of IGS − VGS characteristics before and aer the stress
sequence performed under condition E (at VGS = -4 V ).
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Figure 3.21: IGS − VGS characteristic of a 75 nm gate length and 3.5 µm drain-source distance
HEMT aged in condition E (at VGS = -4 V) before (solid lines) and aer stress (dashed lines)
Figure 3.22 shows a typical evolution of IDS (GM ) -VGS and IDS-VGS characteristics before
and aer the stress sequence performed under condition E (at VGS = -4 V).
(a) (b)
Figure 3.22: IDS (GM )-VGS characteristic of a 75 nm gate length and 3.5 µm drain-source
distance HEMT aged in condition E (at VGS = -4 V) before (solid lines) and aer stress (dashed
lines) in (a) linear scale and (b) log scale
The IDS (GM )-VGS and IDS-VGS characteristic evolution before and aer stress indicates
that devices can withstand a VDS voltage of 60 V without showing any degradation. Therefore,
no piezo electrical inuence is noticed. Among all 40 components submitted to aging tests, those
submitted to o-state step stress tests undergo the smallest inuence of aging sequence.
3.3.2.3 Electrical parameters evolution aer on-state step stress tests
One to three HEMTs per geometry available were submitted to step stress sequence with the gate
voltage xed in condition A (at VGS = 0 V) and the drain voltage increased by step of 5 V every 5
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minutes until a decrease of the drain current of about 10 % is reached.
Main static parameters such as the saturation drain current, IDSS , the transconductance peak,
GMMAX , the threshold voltage, VTH , the Schottky barrier height, φB , and the ideality factor, η,
were extracted before and aer stress in order to identify and quantify the main performances of
the technology and to better understand degradation signatures and root cause of failure mechan-
isms. The following tables show the electrical parameters evolution before and aer stress.
Extraction conditions of the aforementioned parameters have been discussed in chapter 2 in
section 2.4.1.2.
Table 3.4: Drain current saturation IDSS , resistance RDS , maximum transconductance GMMAX
and threshold voltage VTH , evolution of typical devices before and aer stress
Device geometry IDSS (A/mm) RDS (Ωmm) GMMAX (S/mm) at VDS = 4 V
LDS (µm) LG (nm) Before stress Aer stress Before stress Aer stress Before stress Aer stress
1.5 75 1.01 0.89 3.9 4.1 0.33 0.26
2.5
75 1 0.87 3.89 4.2 0.32 0.26
100 0.9 0.85 3.15 3.3 0.29 0.25
150 0.8 0.79 2.34 2.9 0.27 0.21
3.5
75 0.99 0.9 3.87 4.1 0.3 0.26
100 0.9 0.77 3.13 3.3 0.29 0.23
150 0.82 0.7 2.33 2.5 0.27 0.22
4.5
75 0.99 0.89 3.9 4.1 0.29 0.23
100 0.91 0.8 3.14 3 0.28 0.23
150 0.8 0.72 2.35 2.5 0.27 0.21
5.5
75 0.98 0.91 2.9 2.38 0.29 0.23
100 0.93 0.81 3.12 3.3 0.28 0.22
150 0.84 0.77 2.34 2.5 0.26 0.21
Table 3.5: Schottky barrier height φB , ideality factor η and inverse gate current IGINV evolution
of typical devices before and aer stress
Device geometry φB η IGINV at VGS = -15 V
LDS (µm) LG (nm) Before stress Aer stress Before stress Aer stress Before stress Aer stress
1.5 75 0.70 0.49 2.4 4.3 -2.9 -86
2.5 75 0.68 0.49 2.3 4.2 -4.8 −2.103
100 0.69 0.47 2.5 4.5 -3.2 -106
150 0.71 0.60 2.7 4.3 -3.8 -110
3.5 75 0.71 0.53 2.8 4.2 -3.2 -125
100 0.67 0.45 2.4 4.3 -2.4 −2.103
150 0.70 0.50 2.3 4.2 -4.1 -1192
4.5 75 0.69 0.48 2.5 4.1 -3.8 -150
100 0.70 0.52 2.8 4.6 -3.7 -103
150 0.70 0.51 2.3 4.1 -2.9 -97
5.5 75 0.66 0.47 2.3 4.2 -4.1 -112
100 0.71 0.51 2.3 4.1 -3.6 -88
150 0.71 0.52 2.4 4.3 -2.7 -20
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The results reported in table 3.4 show that the saturation drain current IDSS decreases by 9
to 14 %, the maximum transconductance GM decreases by 15 to 20 % and the threshold voltage.
Table 3.5 shows a decrease of the Schottky barrier height φB by 20 % to 30 % and an increase
of the ideality factor η by 70 % to 80 % aer stress. We can conclude that the Schottky diode is
degraded aer stress.
3.3.2.4 Discussion on the degradation signatures on the basis of electrical parameters evol-
ution in on-state conditions
The investigations carried out in the previous paragraphs show several trends: The saturation
drain current decreased by approximately 10 % (which is the failure criterion), the drain-source
resistance increased by 6 ± 2 %. This is usually attributed to hot electrons. Moreover, The
Schottky contact suered degradation, with almost a two to three order of magnitude increase in
the reverse gate leakage current Maximum transconductance presents a decrease by 17.5 ± 2.5 %
while the threshold voltage is relatively unaected. It has been reported in other studies that
defects located in the gate-drain access region are strongly aecting the transconductance but
only weakly the threshold voltage [6, 7]. It was found too that VDS degradation voltage at which
the static and permanent degradation occurs, increases with VGS becoming more negative.
We conclude that it is not only the electric eld that leads to the degradation but rather more
a combination of high current density, electric eld and self-heating.
Previous studies indicated that HEMTs may present either:
- localized trapping processes [15, 16], in which electrons are mainly trapped at the edge of the
gate on the drain side due to high peak electric eld [17]. This mechanism has a strong impact in
RF devices, and usually decreases with increasing LGD, since the peak electric eld decreases for
larger gate-drain distances [18].
- non-localized trapping processes [19,20], in which electrons are trapped in the whole gate-
drain access region due to surface trapping [20–22], or non-localized hot electron trapping [19,23].
Trapping processes can play an important role in limiting the power devices performance.
3.3.3 Transient degradation
During the step stress sequences performed in on-state conditions to identify the critical degrada-
tion voltage, a drain current transient occurs at VDS = 5 V as shown in gure 3.10 for a 75 nm gate
length and 5.5 µm drain-source distance HEMT. The calculation of the time constants of intra-step
drain current transients is necessary to provide information of the kinetic of trapping/detrapping
mechanisms. There are dierent methods for the evaluation of time constants. It has been per-
formed in this work using the tting of the data by the stretched multi-exponential function given
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by the following equation:
IDS(t) = IDSf +
∞∑
i
aie
− t
τ (3.2)
Where the tting parameters ai, τi and N are, respectively, the magnitude of the trapping
(detrapping) transients, the associated time constants τi, and the number of exponential components
corresponding to the trapping/detraping kinetics. N typically ranges between 2 and 4 depending
on the analyzed devices. Positive values of ai correspond to electron trapping processes while
negative values correspond to electron detrapping processes. IDSf is the current value at the end
of the transient step. The IDS current transients measured during step stress sequences were
tted by a sum of only two exponential components (N = 2), according to the aforementioned
equation. Intra-step time constants of the drain current transients are extracted from the last
two non-stressful steps at 5 V aer the steps at 20V and 25V (IDSfinal−1 and IDSfinal). In Figure
3.23, an example of the drain current transients extracted from Figure 3.10 is shown for a typical
device with 75 nm gate length and 5.5 µm drain-source distance during the step stress sequence
performed in condition A (at VGS = 0 V).
Figure 3.23: Current transients evolution to VDS = 5 V versus time during the 2 last
non-stressful aging steps at VDS = 5 V in condition A (at VGS = 0 V), of a 75 nm gate length and
5.5 µm drain-source distance HEMT (ID3 et ID4 extracted from gure 3.10)
As shown in Figure 3.23, the amplitude of the current transient ID4(t) obtained aer a step
stress at VDS of 25 V is higher than the amplitude of the current transient ID3(t) obtained aer a
step stress at VDS of 20 V . Figure 3.24 presents the modelling of ID4(t) transient using the above
equation.
Two preeminent time constants are extracted: τ1 in the range of 2 to 4 minutes and τ2 in the
range of several seconds which are of the same order of magnitude for all drain current transients.
Therefore, trapping-detrappping mechanisms are induced by similar traps in all devices and are
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Figure 3.24: Fitting of ID4 transient in condition A (at VGS = 0 V) at VDS = 5 V by the stretched
multi-exponential function of a 75 nm gate length and 5.5 µm drain-source distance HEMT)
Table 3.6: Time constants and dispersion of IDS transients recorded during the last two non-
stressful steps for devices aged in conditions A (at VGS = 0 V) and B (at VGS = -1 V)
Aging conditions τ1(s) τ2(s)
A IDSfinal−1 143±11 2 ± 1
A IDSfinal 214±23 3±1
B IDSfinal−1 131±19 4±1
B IDSfinal 146±17 4±2
enhanced by the stress tests (high value of VDS voltage). These rather high values of the trap
time constants indicates that traps could have high activation energy; their signature should be
completed by IDS transient measurements as a function of temperature.
3.4 Safe Operating Area (SOA)
3.4.1 Principle of determination of the SOA
One of the criteria to address reliability concern in HEMT devices is its Safe Operating Area
(SOA), which means the domain of operating conditions without self-damage. On the basis of the
results described above and regarding the critical degradation voltage, the operating area without
degradation was determined for HEMTs of each geometry.
Figure 3.25 shows the DC safe operating area for GaN HEMT with a gate length of 75 nm and
a drain-source distance of 1.5 µm. The dashed line presents the boundary of the operating zone
without degradation. Operation of the transistor out of this limit leads to catastrophic degradation.
For every stress conditions, several samples were stressed. The results of these experiments
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Figure 3.25: SOA of HEMTs (LG= 75 nm, LDS = 1.5 µm) The rhombuses correspond to the critical
degradation voltage VDS causing an IDS decrease of about 10 %
are reported in table 3.7 for devices with LG =75 nm. The devices were stressed with increasing
VDS voltages until they failed. In this study, the safe operating area is dened for failure criteria
of about 10 % drop in the drain source current IDS and consequently, is determined through the
evolution of the critical degradation voltage VDSdeg as a function of VGS .
Table 3.7: Critical degradation voltage of 75 nm gate length HEMTs with drain source distance
ranging from 1.5 to 5.5 µm while VGS was kept constant to 0, -1, -2 or -3 V
LDS
(µm)
VDSdeg (V )
Condition A
(at VGS = 0
V)
Condition B
(at VGS = -1
V)
Condition C
(at VGS = -
2 V)
Condition
D (at VGS =
-3 V)
1.5 15 15/20 20 25
2.5 20 20 25 30
3.5 20 20 25 30
4.5 25 25 30 40
5.5 25 30 40 50
It is important to point out that the former results were obtained at room temperature and for
short aging test duration. So, more or less severe stress conditions such as ambient temperature
higher than 300 K and long term aging tests could lead to a shi to the le or the right of the
contour delimiting the transistor safe operating area.
Figure 3.26 shows the On-operating areas of a typical transistor (LG = 75 nm, LDS = 1.5 µm).
From the results analysis of the aging tests, in "on-state" mode, it is possible to dene three
operating zones not involving the same risk as regards the appearance of degradation:
- A safe operating zone of the transistor where the dri of the drain current at VDS = 5 V
during the aging sequence is much lower than the failure criterion, i.e. 10 %. In this case, it is the
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Figure 3.26: On-operating areas of a typical transistor HEMTs (LG= 75 nm, LDS = 1.5 µm)
safe operating area dened by the green region.
- A permissible operating zone of the transistor where the dri of the drain current at VDS
= 5V during the aging sequence is lower than the failure criterion. In this case, it is the operation
area corresponding to the yellow region, which will be used for future long term reliability tests.
- A forbidden operating zone where the dri of the drain current at VDS = 5V during the
aging sequence exceeds the failure criterion. This area corresponds to the operating area dened
by the red region.
Dissipated power in stressing conditions were also determined and results are depicted in
gure 3.27 for two HEMT geometries (LG = 75 nm, LDS = 1.5 µm) and (LG = 75 nm, LDS = 5.5
µm). We can note that dissipated power is constant in stressing conditions expect in o-state
conditions. Then, it suggests that it is not only the electric eld that leads to the degradation but
rather more a combination of high current density, electric eld and self-heating.
3.4.2 Critical degradation voltage variation with device geometry
To assess the relation between the critical degradation voltage and the device geometry, similar
step stresses were applied for dierent gate lengths and dierent drain-source distances while
VGS was kept constant to 0, -1, -2 or -3 V. The gate-source distance is 600 nm for all devices
as previously mentioned. Four devices, of each available geometry, were aged and the results are
reported in gure 3.28 and gure 3.30 for the step stress sequence A, i.e. at VGS = 0 V and in gure
3.29 and gure 3.31 for the step stress sequence B, i.e. at VGS = -1 V. The critical VDS degradation
voltage is dened, as previously described, such as the drain current decreases approximately by
10 % at VDS = 5V.
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Figure 3.27: Dissipated power in stressing conditions for HEMTs under test of two geometries
(LG = 75 nm, LDS = 1.5 µm) and (LG = 75 nm, LDS = 5.5 µm)
3.4.2.1 Critical degradation voltage variation with the gate length LG
Figure 3.28 and Figure 3.29 show the relation between the critical degradation voltage and the
gate length for devices having a drain-source distance of 2.5 µm in condition A and of 5.5 µm in
condition B, respectively. Shorter LG results in an increase of the electric eld at the gate edge
towards the drain [24]. Consequently, the VDS degradation voltage, at which degradation occurs,
increases with the gate length.
Figure 3.28: Relation between the critical degradation voltage and the gate length in condition A
(at VGS = 0 V))
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Figure 3.29: Relation between the critical degradation voltage and the gate length in condition B
(at VGS = -1 V)
3.4.2.2 Critical drain source voltage variation with the gate-drain distance LGD
Figure 3.30 and gure 3.31 show the relation between the critical degradation voltage and the
drain-source distance (varying as LGD) for devices a gate length of 75 nm in condition A and of
100 nm in condition B, respectively.
Figure 3.30: Relations between the critical degradation voltage, the electric eld EGD and the
drain-source distance LDS (varying as LGD) in condition A (at VGS = 0 V))
High drain-source voltage generates a substantial increase in the electric eld, which is max-
imal at the gate edge on the drain side of the device. The maximum electric eld is lower for longer
gate-drain distance. As a consequence, the VDS degradation voltage at which the degradation oc-
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Figure 3.31: Relations between the critical degradation voltage, the electric eld EGD and the
drain-source distance LDS (varying as LGD) in condition B (at VGS = -1 V)
curs, increases with the drain-source distance LDS and LGD. The degradation under conditions of
high electric eld between the gate and the drain has been reported to be caused by hot electrons
[25].
To better understand the origin of degradation, we have compared the key parameters evolu-
tion: critical degradation voltage, VDS deg, electric eld, EGD, and dissipated power, P , in stressing
conditions as a function of VGS voltage for HEMTs with the same geometry, LG = 75 nm, LDS =
5.5 µm.
Table 3.8: Critical degradation voltage, electric eld and dissipated power of 75 nm gate length
and a 5.5 µm drain source-distance HEMTs for step stress sequences A (VGS= 0 V), B (VGS = -1 V),
C (VGS = -2 V) and D (VGS = -3 V)
Aging conditions VDEdeg (V ) EGD (kV/cm) P (W )
Condition A (at
VGS = 0 V)
25 51 1
Condition B (at
VGS = -1 V)
30 64 1
Condition C (at
VGS = -2 V)
40 87 1
Condition D (at
VGS = -3 V)
50 109 0.5
As shown in table 3.8, for a devices with LG = 75 nm and LDS = 5.5 µm, the critical
degradation voltage and the electric eld increase when VGS becomes more negative while the DC
dissipated power is of about 1 W, in stressing conditions in conditions A, B and C. and decreased
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by 50 % in condition D (VGS= -3 V).
In conditions A, B and C, under the assumption that device self-heating is proportional to the
dissipated power, the junction temperature in these experiments should be relatively unchanged.
When VGS becomes more negative, the degradation is greatly reduced due to the reduction of
electron density in the channel. This leads to a higher critical degradation voltage. In this case, the
electric eld is the preeminent degradation factor. In condition D, both electric eld and thermal
eects lead to the degradation.
3.4.2.3 SOA assessment as a function of the device geometry
For determining the SOA as a function of the geometry, step stress sequences A (VGS=0V), B (VGS=
-1 V), C (VGS=-2 V) and D (VGS=-3 V) have been applied on devices of 75 nm gate length HEMTs
with drain-source distance ranging from 1.5 to 5.5 µm. The critical degradation drain voltage
has been determined for each aging sequence and each geometry. The results are already shown
in table 3.7. Using the table 3.7, the SOA boundary of HEMTs with dierent geometries can be
determined. Figure 3.32 presents the SOA for 75 nm gate length and 1.5 or 5.5 µm drain source
distance HEMTs.
Figure 3.32: SOA of 75 nm gate length HEMTs with drain source distance of 1.5 and 5.5 µm
The rhombuses correspond to critical degradation voltage VDS inducing a dri of IDS around
10 %
The dashed line presents the SOA boundary
In summary, as shown in gure 3.32, as the VDS degradation voltage at which degradation
occurs increases with the drain-source distance LDS , the SOA is shied towards the high values of
VDS as the drain-source distance increases. It means that devices with large drain-source spacing
are more robust.
3.5. ANALYSIS OF TLMS AFTER AGING TESTS 143
3.5 Analysis of TLMs aer aging tests
The TLM is the most employed method to determine the experimental parameters of ohmic contact
(contact resistance, sheet resistance and specic contact resistance). These structures which are
essentially HEMT without gate, provides the opportunity to understand and investigate the source-
drain conduction path. At least 4 TLM structures per inter-electrode distance were investigated.
More than 12 TLM structures with contact distances of 2, 5, 10 and 20 µm and a total width
of 100 µm were also stressed in order to eliminate the eect of the gate on the device and locate
degradations stemming from the channel and the contacts respectively. The same methodology
as HEMTs was investigated: a sequence of step stress tests has been applied until a degradation
criterion is reached. It is composed of a stressful biasing for 5 minutes followed by a non-stressful
biasing for 5 minutes in nominal conditions. Then, the former sequence is repeated several times
with more severe bias conditions.
Figure 3.33 shows a representative result of the current evolution versus time of dierent
TLMs as a function of the spacing, when the voltage is increased by step of 5 V every 5 minutes.
The degradation criterion of TLM is found to be about 6 to 7 %. Exceeding this percentage, a
catastrophic degradation occurs as shown in the top of gure 3.33.
Figure 3.33: Current evolution versus time of 2, 5, 10 and 20 µm TLM spacing.
On the top right, image of TLM aer a catastrophic degradation occurring at voltage of 60 V for
a 20 µm TLM spacing.
Figure 3.34 shows a representative result of the current evolution versus time of 5 µm TLM
spacing.
Figure 3.35 shows a typical evolution of I-V characteristics before and aer the stress sequence
of a 5 µm TLM spacing. In attempt to identify the degradation mechanisms, we compare these
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Figure 3.34: Current evolution versus time of 5 µm TLM spacing
characteristics with the ones measured aer a storage at room temperature during 24 hours.
Figure 3.35: Current evolution versus time of 5 µm TLM spacing
In gure 3.35, the observed shi of the I-V characteristics shows that only a fraction of the
degradation of the current is permanent. Partial recovery aer one-day storage indicates that
trapping and de-trapping mechanisms can contribute to the degradation.
A typical TLM extraction which gave an average value and its dispersion of contact resistance
RC and sheet resistance R specic contact resistance ρC and transfer length LT before and aer
stress is depicted in table 3.9.
As can be seen in table 3.9, the device resistance increase was dominated by change of the
sheet resistance R and not of the contact resistance because the increase of RC and ρC is not
signicant compared to the dispersion. Therefore, degradation is probably located in the channel
which means a degradation of 2DEG density (ns) and/or the mobility.
During the step stress sequences, a current transient occurs during the step performed at
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Table 3.9: TLM parameters extracted before and aer stress
TLM parameters Before stress Aer stress
RC (Ω.mm) 0.6 ± 0.05 0.7 ± 0.05
R(Ω/) 435 ± 6 465 ± 5
LT (µm) 1.25 ± 0.15 1.4 ± 0.1
ρC (Ωcm2) 8× 10−6 ± 10−6 11× 10−6 ± 10−6
V = 5 V. In gure 3.36, an example of the current transients extracted from gure 3.34 is shown
for a typical 5 µm TLM.
Figure 3.36: Current transients evolution versus time during the last two non-stressful aging
steps at V = 5 V, for 5 µm TLM (extracted from gure 3.36)
Dierent TLM spacing were tested and then compared, by terms of degradation criterion,
critical degradation voltage and time constants of current transients, to HEMTs with close value of
drain-source distance LDS . Table 3.11 and table 3.10 summarize the details of parameter extraction
results of TLM patterns of 5 µm length and 5.5 µm drain-source distance HEMTs. The results
clearly show that the critical degradation voltage is similar and about 25 V for both TLM patterns
of 5 µm length and 5.5 µm drain-source distance (4.825 µm gate-drain distance) HEMTs.
All current transients exhibit two preeminent time constants τ1 in the range of several minutes
and τ2 in the range of several seconds, which are of the same order of magnitude for all stress
sequences in TLMs as well as in HEMTs. Therefore, trapping-detrappping phenomena are induced
by similar traps in all devices and are enhanced by the stress tests.
In summary, comparing results of TLM spacing and HEMTs with close value of drain source
distance LDS , their critical degradation voltage and electric eld are similar. In addition, the signa-
ture of the degradation is similar for HEMTs and TLM in term of transient evolution and permanent
current decrease. Therefore, the origin of the observed degradations in HEMTs and TLMs struc-
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Table 3.10: Summary of parameter extraction results of TLMs
Samples d (µm) Vdeg (V ) E (kV/cm) τ (s)
Ifinal−1
τ (s) Ifinal
TLM 1
5 25 50
τ1=50.14
τ2=1
τ1=270.74
τ2=1
TLM 2 τ1=55.25
τ2=1
τ1=84.6
τ2=1.63
TLM 3 τ1=87.65
τ2=1.81
τ1=87.17
τ2=1.86
TLM 4 τ1=193.39
τ2=1.34
τ1=144.5
τ2=1.32
Table 3.11: Summary of parameter extraction results of HEMTs
Samples LG (nm) LDS (µm) LGD (µm) VDSdeg (V ) EGD (kV/cm) τ (s)
Ifinal−1
τ (s) Ifinal
HEMT 1
75 5.5 4.825 25 51
τ1=132.24
τ2=1.81
τ1=205
τ2=1.82
HEMT 2 τ1=138.74
τ2=2.66
τ1=187.24
τ2=2.4
HEMT 3 τ1=139.83
τ2=2.3
τ1=141.46
τ2=2.41
HEMT 4 τ1=154.34
τ2=2.19
τ1=267.88
τ2=2.92
tures seems to be same and could stem from modication of electron transport mechanisms in the
channel.
Chou [25] reported a similar outcome as a result of accelerated stressing and suggested that
the gate metal is probably not the origin of the degradation. We agree with this assertion, based
on results involving TLM stress testing, since it appears that the gate is indeed not responsible for
the degradation. Since the TLM structures are on the same wafer, with the same ohmic contact
metals as the HEMTs, we can conclude that the channel, the source-drain conduction path, are the
origin of degradation of the HEMTs. The observed degradation appears not to be related to the
interaction of the gate with the channel.
3.6 Conclusion chapter 3
In this study, the objective was to perform a robustness assessment of short gate MOCVD GaN
HEMTs on Si substrate. For that, a methodology has been dened for in-situ diagnosis of permanent
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degradation. This study aims at dening safe operating DC conditions by on-state aging sequences
comprising stressfull steps and non-stressful steps.
One set of devices per geometry was submitted to stress sequence in order to induce pro-
gressive degradation mechanisms for HEMTs featuring gate lengths ranging from 75 to 150 nm. Two
degradation signatures were identied:
i) Static and permanent degradation which is quantied by the decrease of the drain current
on successive 5 V non-stressful steps. It is found that VDS degradation voltage, at which static and
permanent degradation occurs, increases with VGS aging condition becoming more negative. The
VDS degradation voltage is also found lower for the shortest gate length LG devices and gate-drain
distance LGD devices.
ii) Intra-step degradation identied by a drain current transient occurring during each step
of the aging sequence. These drain current transients reect trapping–detrapping phenomena.
Furthermore, the analysis of IDS transients recorded during the stress sequence has shown that
the amplitude of the transient mechanisms increases when the VDS degradation voltage is reached.
All IDS transients exhibit two preeminent time constants τ1 in the range of 2 to 4 minutes and τ2
in the range of several seconds, which are of the same order of magnitude for all stress sequences.
Therefore, trapping-detrappping phenomena are induced by similar traps in all devices and are
enhanced by the stress tests.
In this study an investigation of the SOA of ultra-short gate AlGaN/GaN HEMT devices is
presented. It is based on the determination of the maximum values of DC bias voltages. HEMTs
grown by MOCVD were studied and failure points were measured at dierent bias conditions.
The methodology consists in applying accelerated DC step stresses until a failure criterion was
observed. It was found that the SOA is shied toward the high values of VDS as the drain-source
distance increases.
Finally, an analysis of TLM is presented. It suggests that traps responsible for currents tran-
sients occurring as well in HEMTs as in TLMs are rather more located in the channel. Based on the
values of the associated time constants, it is likely that these traps are characterized by signicant
activation energies.
Step stress test is considered as an eective method for evaluating the device robustness.
The next step will investigate the long term reliability tests and degradation mechanisms to better
understand degradation signatures and root cause failure mechanisms.
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Conclusion
In this research study, the objective was to perform a reliability study of ultra-short gate Al-
GaN/GaN high electron mobility transistor (HEMT) on silicon substrate dedicated to microwave
power applications. This work was carried out within IMS Bordeaux and IEMN Lille laboratories.
The unique physical properties of III-nitride compound semiconductors, in particular the
Gallium Nitride (GaN), were presented in chapter 1. The structure of GaN based HEMT, its operating
principle and its applications have been detailed. AlGaN/GaN HEMT has demonstrated excellent high
power and high frequency performance compared with counterparts based on other materials.
However, there are still some issues limiting the device operating applications impeding the way
to commercialization. Indeed, reliability has still to be fully demonstrated due to the continuous
evolution of the material and technological process. The nal part of this chapter was devoted to
reliability issues, accelerated life testing, GaN HEMT trapping eects and degradation mechanisms.
They were reviewed and a particular attention was given to the GaN HEMT with ultra-short gate
of 75, 100 and 150 nm.
In chapter 2, a description of the devices under test and the key technological steps was
discussed. Another part of this chapter presents the electrical characteristics of HEMT components
issued from AlGaN/GaN HEMT MOCVD technology and AlGaN/GaN HEMT MBE technology and
fabricated at IEMN. The measurements consisted in standard DC and RF characterizations. The DC
characterization was carried out in order to study the electrical behavior and the dispersion of
the electrical parameters of the studied transistors. Then, the RF characterization was carried out
in order to assess high frequency performance. This study permits to evaluate the impact of the
geometry on the component performance so as to determine the optimum topology in terms of gate
length, gate-source distance and drain-source distance and nally to obtain the best performances
in static mode and in terms of cut-o frequencies. For the studied devices, results indicated that
devices grown by MOCVD exhibit larger drain current saturation, IDSS , cut-o frequency, fT and
maximum oscillation frequency, fMAX , especially for short gate lengths. Through DC and dynamic
electrical behavior of the transistors and their performance homogeneity within the wafers, a set
of 40 transistors of the AlGaN/GaN MOCVD technology and 14 transistors of the AlGaN/GaN MBE
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technology of dierent geometries has been choose to be submitted to the aging tests.
Chapter 3 presents a reliability campaign. 40 devices per geometry were submitted to dif-
ferent step stress sequences in order to induce a progressive degradation for electrical parameters
for HEMTs featuring gate lengths ranging from 75 to 150 nm. A new methodology based on a se-
quence of step stress tests was dened. The advantage of this method is the possibility to diagnose
permanent degradation without removing the device under test from the test bench and without
performing complete electrical characterization.
Two degradation signatures were identied:
i) Static and permanent degradation which is quantied by the decrease of the drain current
on successive 5 V non-stressful steps. It is found that VDS degradation voltage, at which static and
permanent degradation occurs, increases with VGS becoming more negative. The VDS degradation
voltage is also found lower for the shortest gate length LG devices and gate-drain distance LGD
devices. We suggest that both self-heating and the electrical eld magnitude contribute to the
degradation of the electrical performance of the devices under tests.
ii) Intra-step degradation identied by a drain current transient occurring during each step
of the aging sequence. These drain current transients reect trapping–detrapping phenomena.
Furthermore, the analysis of IDS transients recorded during the stress sequence has shown that
the amplitude of the transient mechanisms increases when the VDS degradation voltage is reached.
All IDS transients exhibit two preeminent time constants τ1 in the range of 2 to 4 minutes and τ2
in the range of several seconds, which are of the same order of magnitude for all stress sequences.
Therefore, trapping-detrappping phenomena are induced by similar traps in all devices and are
enhanced by the stress tests.
In this study an investigation of the safe operating area (SOA) of ultra-short gate AlGaN/GaN
HEMT devices is presented. It is based on the determination of the maximum values of DC bias
voltages. It was found that the SOA is shied toward the high values of VDS as the drain-source
distance increases. Finally, an analysis of TLM is presented. It suggests that traps responsible for
currents transients occurring as well in HEMTs as in TLMs are rather more located in the channel.
By means of short-term on wafer tests, well-dened degradation signatures and safe operating
condition limits were determined.
Future work
Short-term tests are useful in this study for identifying early failures during technology develop-
ment, in order to improve material, process and device design intrinsic and extrinsic weaknesses.
To stabilize processes, extremely accelerated conditions can be used, in order to obtain inform-
ation concerning possible failure mode and mechanisms. Degradation signatures of the MOCVD
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technology under study were dened, but this do not provide any information on degradation
kinetics, activation energies, mean time to failures and their extrapolation models. In order to
get condence on the reliability of the technology under study in this thesis, long-term tests are
required, increasing signicantly the complexity of the reliability evaluation process. Thus, it will
be possible to highlight activation energy by reiterating these studies as a function of temperature
and / or use other techniques or models such as the variation of the slope below the threshold or
the modeling of the Schottky contact.
The long-term accelerated aging test bench adequate to device on package was already
developed. A long-term reliability campaign for GaN-based devices will be performed. The choice
of conditions for DC long-term life tests will take into consideration the combination of the main
accelerating factors: hot electrons, electric eld, and thermal eects, as suggested by the results
of short-term tests in this work.
The work carried out in this thesis is a starting point for many possible works. There are
many ways to pursue this topic further using packaged devices mainly the low frequency noise
measurements in order to characterize the parasitic eects and to study phenomena related to
traps and interface states, the low frequency noise measurements versus temperature to study
the trapping/detrapping phenomena and determine the activation energy of traps in the epitaxial
structure. Besides, the long-term accelerated aging tests under electrical and thermal conditions
(HTOL and HTRB) in order to model the temporal dris of the characteristic parameters as a
function of the activation factors, for example thermal storage tests at three temperatures will be
carried out, with the aim of studying purely thermally activated failure mechanisms and to extract
their activation energy, or submitting the devices under 2 bias points, 2 temperatures conditions
in order to study the eect of combined electric eld, current, temperature and as as consequence
to identify the electrical parasitic eects and the degradation mechanisms.
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Résumé
Le matériau GaN ou arséniure de gallium, connu dès le début du 20ème siècle, n’a pu être synthétisé
avec des propriétés physiques et électriques utiles pour les composants semi-conducteurs que
beaucoup plus tard. Ce n’est en eet qu’en 1991, que la démonstration d’un gaz bidimensionnel
d’électrons à l’interface d’une hétérojonction AlGaN/GaN sur substrat saphir a pu être réalisée.
Ces travaux ont permis la fabrication du transistor à haute mobilité électronique (HEMT) issu
de la lière de Nitrure de Gallium (GaN). Ce dernier a démontré des performances impressionnantes
en puissance hyperfréquence et est perçu dans de nombreuses applications comme le composant du
futur. Ceci est dû principalement aux propriétés du matériau GaN, telles qu’une large bande interdite
directe (3,4 eV à température ambiante), un champ de claquage élevé (3,3 MV/cm), une vitesse de
saturation des électrons élevée (2, 7× 107cm/s), une haute mobilité électronique (900 cm2/V s), un
point de fusion élevé, une constante diélectrique relativement faible.
Cependant, ces composants à base de GaN sont sujets à divers eets, inhérents à la qualité de
l’hétérostructure AlGaN/GaN fabriquée sur diérents substrats, et qui sont susceptibles de dégrader
leurs performances électriques, et leur abilité. Par conséquent, la abilité des HEMTs GaN doit
être pleinement démontrée avant leur intégration dans les systèmes et davantage d’investigations
sont nécessaires pour améliorer la technologie des dispositifs, l’épitaxie, la conception et d’autres
facteurs limitant leurs performances.
Diérents types de substrats semi-conducteurs ont été considérés pour le HEMT à base de
GaN, en raison de leurs propriétés thermiques, leur disponibilité et leur coût. En particulier, le
silicium, disponible en wafer de grande taille, sa maturité technologique et son faible coût en font
un substrat très attrayant.
Au cours des dernières années, on a observé une tendance continue, d’une part à augmenter
la densité de puissance et d’autre part à minimiser les empreintes des composants. En particulier,
l’amélioration de la performance en fréquence des HEMTs GaN est obtenue grâce à la réduction de
la longueur de la grille (< à 100 nm) tout en respectant la limitation du rapport d’aspect, rapport
entre longueur de grille et épaisseur de couche barrière AlGaN.
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Dans ce contexte, cette thèse porte sur l’évaluation de la abilité des HEMTs GaN sur substrat
Si (111) à grille ultra-courte, dédiés aux applications de puissance à fréquence supérieure à 40 GHz.
Ce travail a été réalisé en collaboration entre le laboratoire d’Intégration du Matériau au
Système (IMS), Université de Bordeaux et l’Institut d’Electronique, de Microélectronique et de Nan-
otechnologie (IEMN), Université de Lille I.
Dans le cadre de ces travaux, on a étudié deux technologies fournies par l’IEMN et dont
l’épitaxie est réalisée par le CHREA-CNRS, soit par croissance MOCVD soit par croissance MBE.
Les dispositifs sous test ainsi que les étapes technologiques clés ont été décrits. Ensuite,
une caractérisation DC a été réalisée an d’étudier le comportement électrique et la dispersion
des paramètres électriques des transistors étudiés. Puis, une caractérisation RF a été réalisée
an d’évaluer les performances à haute fréquence. Cette étude a permis d’évaluer l’impact de
la géométrie sur les performances statiques et fréquentielles des composants an de déterminer
la topologie optimale en termes de longueur de grille, de distance grille-source et de distance
drain-source. Ces caractérisations visaient aussi à vérier le comportement électrique statique et
dynamique des dispositifs et l’homogénéité des performances des transistors issus du même wafer.
Après avoir caractérisé les composants, analysé l’inuence de la géométrie, la dispersion et
identié les eets parasites de fonctionnement, des tests de vieillissement accéléré sous contraintes
échelonnées ont été eectués pour évaluer la robustesse des transistors HEMTs obtenus par crois-
sance MOCVD.
Une méthodologie a été dénie pour le diagnostic in-situ de la dégradation permanente. Elle
consiste à eectuer des séquences de paliers de vieillissement sous tension de polarisation. La
tension VDS est augmentée par palier de 5 V tout en maintenant la tension VGS constante. Chaque
séquence de paliers de vieillissement est appliquée jusqu’à ce qu’un critère de dégradation soit
atteint. Chaque palier comprend une phase de 5 ou 15 minutes sous conditions de vieillissement et
une autre phase de 5 ou 15 minutes sous conditions de polarisation nominales. Ces séquences de
tests de vieillissement ont été réalisées en condition de polarisation « on-state » i.e. à VGS = 0,
-1, -2, -3 V ou « o-state » à VGS = -4 V .
Un ensemble de dispositifs de géométrie diérente a été soumis à des séquences de vieil-
lissement an d’induire des mécanismes de dégradation progressifs pour des HEMTs de longueur
de grille de 75, 100 ou 150 nm.
Deux types de dégradation ont été identiés:
i) Une dégradation statique et permanente quantiée par la diminution du courant de drain
observée sur les paliers successifs eectués en conditions nominales à VDS = 5 V .
La valeur de la tension critique de dégradation à partir de laquelle le courant de drain commence
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à diminuer de façon signicative dépend des conditions de polarisation du vieillissement, de la
distance grille-drain et de la longueur de grille; elle est d’autant plus importante que la tension
VGS est plus négative. La tension critique de dégradation VDS est également trouvée plus faible
pour les transistors ayant des longueurs de grille LG et des distances grille-drain LGD plus courtes.
Il a été démontré que le champ électrique et la puissance dissipée sont des facteurs d’accélération
de la dégradation.
ii) Une dégradation transitoire observée au cours des paliers; il s’agit d’un transitoire de
courant de drain, se produisant à chaque palier de la séquence de vieillissement.
Ces transitoires de courant de drain reètent des phénomènes de piégeage et de dé-piégeage
des porteurs. Tous les transitoires de courant de drain ID présentent deux constantes de temps
prédominantes; τ1 d’environ 2 à 4 minutes et τ2 d’environ plusieurs secondes, qui sont du même
ordre de grandeur pour toutes les séquences de vieillissement. Par conséquent, les mécanismes
de piégeage et dé-piégeage sont induits par des pièges similaires dans tous les dispositifs et sont
renforcés par les essais de vieillissement accéléré sous polarisation.
Par ailleurs, l’aire de sécurité de fonctionnement (SOA) de cette technologie a été déterminée
et sera une base pour dénir les conditions de polarisation des futurs tests de vieillissement de
longue durée. L’étude de la SOA est basée sur la détermination des valeurs maximales des tensions
de polarisation DC qui permettent un fonctionnement des transistors sans dégradation. Les HEMTs
obtenus par croissance MOCVD ont été étudiés et les tensions critiques de dégradation ont été
déterminées sous plusieurs conditions de polarisation.
Il a été constaté que la frontière de la SOA est décalée vers les valeurs de VDS plus élevées lorsque
la distance drain-source augmente.
Enn, an de localiser l’origine des dégradations, des séquences de vieillissement accéléré sous
contraintes échelonnées ont été eectuées sur des structures de test de type TLM d’espacements
diérents.
La tension critique de dégradation est trouvée plus faible pour la distance inter électrode
la plus courte. Deux constantes de temps prédominantes sont extraites: τ1 de l’ordre de 1 à 3
minutes et τ2 de l’ordre de plusieurs secondes. Elles sont du même ordre de grandeur pour tous
les transitoires de courant. De ce fait, on peut en déduire que les mécanismes de piégeage et
dé-piégeage sont induits par des pièges similaires dans tous les dispositifs, TLM et HEMT, et sont
renforcés par les essais de vieillissement accéléré.
L’étude des TLMs a permis de déterminer des valeurs de tension critique de dégradation et
des signatures de dégradation analogues à celles relevées sur des HEMTs de géométrie proche. Par
conséquent, les pièges responsables des transitoires de courant qui se produisent aussi bien dans
les HEMTs que dans les TLMs sont plutôt localisés dans le canal que dans la région de la grille.
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Le vieillissement accéléré sous contraintes échelonnées associé à la méthodologie mise au
point pour eectuer le diagnostic in situ des dégradations du courant de drain se sont montrés
ecaces pour évaluer la robustesse du HEMT GaN à grille ultra-courte.
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